Ð þí'ß8$ü(ã$Ä,Lichee Pi Zero+2licheepi,licheepi-zeroallwinner,sun8i-v3schosen=Dserial0:115200n8framebuffer-lcd02allwinner,simple-framebuffersimple-framebuffer Pmixer0-lcd0c@ jdisabledcpuscpu@02arm,cortex-a7qcpu}cdisplay-engine#2allwinner,sun8i-v3s-display-engine� jdisabledtimer2arm,armv7-timer0•   clocks=osc24M_clk  2fixed-clock­n6½ÃPÌosc24Mß osc32k_clk  2fixed-clock­€½ÃP Ìext-osc32kßsoc 2simple-bus=clock@10000002allwinner,sun8i-v3s-de2-clk}c#?çbusmodó" úßmixer@11000002allwinner,sun8i-v3s-de2-mixer}cçbusmodóßportsport@1}endpointßsystem-control@1c00000E2allwinner,sun8i-v3s-system-controlallwinner,sun8i-h3-system-control}À=ßlcd-controller@1c0c0002allwinner,sun8i-v3s-tcon}ÀÀ •Vc!@ çahbtcon-ch0Ìtcon-pixel-clock ólcd jdisabledportsport@0}endpointßport@1}mmc@1c0f0002allwinner,sun7i-a20-mmc}Àð c-/.çahbmmcoutputsampleóahb •<#default1jokay;EOmmc@1c100002allwinner,sun7i-a20-mmc}Á c021çahbmmcoutputsampleóahb •=#default1  jdisabledmmc@1c110002allwinner,sun7i-a20-mmc}Á c354çahbmmcoutputsampleó ahb •> jdisabledcrypto@1c1500062allwinner,sun8i-v3s-cryptoallwinner,sun8i-a33-crypto}ÁP •Pc6çahbmodóahbusb@1c190002allwinner,sun8i-h3-musb}Á�có •G[mck pusbz jokay�otgphy@1c194002allwinner,sun8i-v3s-usb-phy}Á”,Á¨‰phy_ctrlpmu0c8 çusb0_phyó usb0_resetjokay“ž ß clock@1c200002allwinner,sun8i-v3s-ccu} c  çhosclosc úßrtc@1c20400 2allwinner,sun8i-v3-rtc}ÂT•()cÌosc32kosc32k-outß pinctrl@1c208002allwinner,sun8i-v3s-pinctrl}•c% çapbhosclosc°ÀÌáß i2c0-pinsòPB6PB7÷i2c0ßuart0-pb-pinsòPB8PB9÷uart0ßuart2-pinsòPB0PB1÷uart2ßmmc0-pinsòPF0PF1PF2PF3PF4PF5÷mmc0ßmmc1-pinsòPG0PG1PG2PG3PG4PG5÷mmc1ß spi0-pinsòPC0PC1PC2PC3÷spi0ßtimer@1c20c002allwinner,sun8i-v3s-timer}  $•c watchdog@1c20ca02allwinner,sun6i-a31-wdt}    •c lradc@1c228002allwinner,sun4i-a10-lradc-keys}Â( • jdisabledserial@1c280002snps,dw-apb-uart}€ •&c(ó1jokay1#defaultserial@1c284002snps,dw-apb-uart}„ •&c)ó2 jdisabledserial@1c288002snps,dw-apb-uart}ˆ •&c*ó31#default jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c}¬ •c&ó.#default1 jdisabledi2c@1c2b0002allwinner,sun6i-a31-i2c}° •c'ó/ jdisabledethernet@1c300002allwinner,sun8i-v3s-emac3}à •R[macirqó  stmmacethc çstmmaceth:Emii jdisabledmdio2snps,dwmac-mdioßmdio-mux2allwinner,sun8i-h3-mdio-muxNmdio@1!2allwinner,sun8i-h3-mdio-internal}ethernet-phy@12ethernet-phy-ieee802.3-c22}c+ó'ßspi@1c680002allwinner,sun8i-h3-spi}Æ€ •Ac7çahbmod#default1ó jdisabledinterrupt-controller@1c81000 2arm,gic-400 }ÈÈ È@ È` Ìá • ßcamera@1cb40002allwinner,sun8i-v3s-csi}Ë@0 •Tc"C< çbusmodramó jdisabledahci-5v2regulator-fixed^ahci-5vmLK@…LK@�¯  jdisabledusb0-vbus2regulator-fixed ^usb0-vbusmLK@…LK@¯   jdisabledusb1-vbus2regulator-fixed ^usb1-vbusmLK@…LK@�¯  jdisabledusb2-vbus2regulator-fixed ^usb2-vbusmLK@…LK@�¯  jdisabledvcc3v02regulator-fixed^vcc3v0m-ÆÀ…-ÆÀvcc3v32regulator-fixed^vcc3v3m2Z …2Z ßvcc5v02regulator-fixed^vcc5v0mLK@…LK@aliasesÇ/soc/serial@1c28000leds 2gpio-ledsblue_ledÏlicheepi:blue:usrª green_ledÏlicheepi:green:usrª Õonred_ledÏlicheepi:red:usrª  #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregallwinner,pipelinesinterrupts#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleclock-namesresets#reset-cellsremote-endpointreset-namespinctrl-namespinctrl-0broken-cdbus-widthvmmc-supplyinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthsysconphy-handlephy-modemdio-parent-busregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioserial0labeldefault-state