Ð þí6æ82ì(ú2´)STMicroelectronics STM32H743i-EVAL board !st,stm32h743i-evalst,stm32h743interrupt-controller@e000e100!arm,armv7m-nvic,ARàá Vtimer@e000e010!arm,armv7m-systickRàà^okayeæ²€soc !simple-busu†timer@40000c00!st,stm32-timerR@ �2˜_timer@40002400!st,stm32-lptimerR@$˜�Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8�$¶Ž˜� ^disabledspi@40003c00!st,stm32h7-spiR@<�3¶�˜Ž ^disabledserial@40004400!st,stm32h7-uartR@D�& ^disabled˜Œi2c@40005400!st,stm32f7-i2cR@T� ¶•˜ˆ^okay½ÇdefaultÕ¹ìi2c@40005800!st,stm32f7-i2cR@X�!"¶–˜‡ ^disabledi2c@40005C00!st,stm32f7-i2cR@\�HI¶—˜† ^disableddac@40007400!st,stm32h7-dac-coreR@t˜XŸpclk ^disableddac@1 !st,stm32-dacR ^disableddac@2 !st,stm32-dacR ^disabledserial@40011000!st,stm32h7-uartR@�%^okay˜œ½Çdefaultspi@40013000!st,stm32h7-spiR@0�#¶Ì˜š ^disabledspi@40013400!st,stm32h7-spiR@4�T¶Í˜™ ^disabledspi@40015000!st,stm32h7-spiR@P�U¶Ô˜˜ ^disableddma-controller@40020000 !st,stm32-dmaR@ � /˜A!, ^disabledVdma-controller@40020400 !st,stm32-dmaR@ �89:;<DEF˜@!, ^disabledVdma-router@40020800!st,stm32h7-dmamuxR@9,€F˜Aadc@40022000!st,stm32h7-adc-coreR@ �˜}Ÿbus,A^okayR^Vadc@0!st,stm32h7-adcRu�^okayjadc@100!st,stm32h7-adcRu� ^disabledusb@40040000!st,stm32f7-hsotgR@�M˜|Ÿotgz‰  ›€€@@@@ ^okay½ Çdefaultª  ¯usb2-phy¹otgusb@40080000!st,stm32f4x9-fsotgR@�e˜{Ÿotg ^disableddisplay-controller@50001000!st,stm32-ltdcRP�XY¶c˜‚Ÿlcd ^disableddma-controller@52000000!st,stm32h7-mdmaRR�z˜99, sdmmc@52007000!arm,pl18xarm,primecellÁ1€RRp�1Øcmd_irq˜x Ÿapb_pclk¶ðèù 'Çdefaultopendrainsleep½  #-7BNZd^okayinterrupt-controller@58000000!st,stm32h7-exti,ARX4� ()>LVsyscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRX�V¶å˜¤ ^disabledi2c@58001C00!st,stm32f7-i2cRX�_`¶ç˜£ ^disabledtimer@58002400!st,stm32-lptimerRX$˜¢Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(˜¡Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,˜ Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtimer@58003000!st,stm32-lptimerRX0˜ŸŸmux ^disabledpwm!st,stm32-pwm-lp« ^disabledregulator@58003c00!st,stm32-vrefbufRX<˜mpã`ˆ&%  ^disabledrtc@58004000!st,stm32h7-rtcRX@˜l  Ÿpclkrtc_ck  ° u� Ç^okayreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXDÑÞ ˜ÇVpower-config@58024800!st,stm32-power-configsysconRXHVadc@58026000!st,stm32h7-adc-coreRX`�˜€Ÿbus,A ^disabledVadc@0!st,stm32h7-adcRu� ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@€€ ëstmmaceth�=Ømacirq Ÿstmmacethmac-clk-txmac-clk-rx˜>=<õÿ ^disabled½Çdefaultrmiimdio0!snps,dwmac-mdioethernet-phy@0RVpin-controller!st,stm32h743-pinctrl †X0uÇgpio@58020000.>R˜VJGPIOA,Agpio@58020400.>R˜UJGPIOB,Agpio@58020800.>R˜TJGPIOC,Agpio@58020c00.>R ˜SJGPIOD,Agpio@58021000.>R˜RJGPIOE,Agpio@58021400.>R˜QJGPIOF,Agpio@58021800.>R˜PJGPIOG,Agpio@58021c00.>R˜OJGPIOH,Agpio@58022000.>R ˜NJGPIOI,Agpio@58022400.>R$˜MJGPIOJ,Agpio@58022800.>R(˜LJGPIOK,Ai2c1-0VpinsW^k|rmii-0Vpins$Wk m l $ %  !   |sdmmc1-b4-0V pinsW( ) * + , 2 |†^sdmmc1-b4-od-0V pins1W( ) * + , |†^pins2W2 |k^sdmmc1-b4-sleep-0VpinsW()*+,2sdmmc1-dir-0V pins1 W& ' |†–pins2W–sdmmc1-dir-sleep-0VpinsW&'usart1-0Vpins1W^†|pins2W^usart2-0pins1W5^†|pins2W6^usbotg-hs-0V pins0Wt ‹          ^†|clocksclk-hseÑ !fixed-clocke}x@Vclk-lseÑ !fixed-clocke€Vi2s_ckinÑ !fixed-clockeVchosen£root=/dev/ram¬serial0:115200n8memory@d0000000¸memoryRÐaliasesÄ/soc/serial@40011000regulator-vdda!regulator-fixedÌvddap2Z ˆ2Z ÛVregulator-v2v9_sd!regulator-fixedÌv2v9_sdp,@ ˆ,@ ÛVusb-phyï!usb-nop-xceiv˜; Ÿmain_clkV  #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresetspinctrl-0pinctrl-namesi2c-scl-rising-time-nsi2c-scl-falling-time-ns#io-channel-cells#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersvdda-supplyvref-supplyst,adc-channelsg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizephysphy-namesdr_modearm,primecell-periphidinterrupt-namescap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-1pinctrl-2broken-cdst,sig-dirst,neg-edgest,use-ckinbus-widthvmmc-supplyregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesst,sysconsnps,pblphy-modephy-handlepins-are-numberedgpio-controller#gpio-cellsst,bank-namepinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeserial0regulator-nameregulator-always-on#phy-cells