Ð þí4>80Ô(j0œ.STMicroelectronics STM32H743i-Discovery board!!st,stm32h743i-discost,stm32h743interrupt-controller@e000e100!arm,armv7m-nvic,ARàá Vtimer@e000e010!arm,armv7m-systickRàà^okayeæ²€soc !simple-busu†timer@40000c00!st,stm32-timerR@ �2˜_timer@40002400!st,stm32-lptimerR@$˜�Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8�$¶Ž˜� ^disabledspi@40003c00!st,stm32h7-spiR@<�3¶�˜Ž ^disabledserial@40004400!st,stm32h7-uartR@D�&^okay˜Œ½Çdefaulti2c@40005400!st,stm32f7-i2cR@T� ¶•˜ˆ ^disabledi2c@40005800!st,stm32f7-i2cR@X�!"¶–˜‡ ^disabledi2c@40005C00!st,stm32f7-i2cR@\�HI¶—˜† ^disableddac@40007400!st,stm32h7-dac-coreR@t˜XŸpclk ^disableddac@1 !st,stm32-dacÕR ^disableddac@2 !st,stm32-dacÕR ^disabledserial@40011000!st,stm32h7-uartR@�% ^disabled˜œspi@40013000!st,stm32h7-spiR@0�#¶Ì˜š ^disabledspi@40013400!st,stm32h7-spiR@4�T¶Í˜™ ^disabledspi@40015000!st,stm32h7-spiR@P�U¶Ô˜˜ ^disableddma-controller@40020000 !st,stm32-dmaR@ � /˜Açòý ^disabledVdma-controller@40020400 !st,stm32-dmaR@ �89:;<DEF˜@çòý ^disabledVdma-router@40020800!st,stm32h7-dmamuxR@ç ý€˜Aadc@40022000!st,stm32h7-adc-coreR@ �˜}Ÿbus,A ^disabledVadc@0!st,stm32h7-adcÕRu� ^disabledadc@100!st,stm32h7-adcÕRu� ^disabledusb@40040000!st,stm32f7-hsotgR@�M˜|Ÿotg#2  D€€@@@@  ^disabledusb@40080000!st,stm32f4x9-fsotgR@�e˜{Ÿotg ^disableddisplay-controller@50001000!st,stm32-ltdcRP�XY¶c˜‚Ÿlcd ^disableddma-controller@52000000!st,stm32h7-mdmaRR�z˜9ç ý sdmmc@52007000!arm,pl18xarm,primecellS1€RRp�1jcmd_irq˜x Ÿapb_pclk¶ðz‹�'Çdefaultopendrainsleep½«µ ¿ÉÕß ^okayinterrupt-controller@58000000!st,stm32h7-exti,ARX4� ()>LV syscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRX�V¶å˜¤ ^disabledi2c@58001C00!st,stm32f7-i2cRX�_`¶ç˜£ ^disabledtimer@58002400!st,stm32-lptimerRX$˜¢Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(˜¡Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,˜ Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtimer@58003000!st,stm32-lptimerRX0˜ŸŸmux ^disabledpwm!st,stm32-pwm-lp« ^disabledregulator@58003c00!st,stm32-vrefbufRX<˜mëã`&%  ^disabledrtc@58004000!st,stm32h7-rtcRX@˜l  Ÿpclkrtc_ck + u � B  ^disabledreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXDLY ˜ B Vpower-config@58024800!st,stm32-power-configsysconRXHV adc@58026000!st,stm32h7-adc-coreRX`�˜€Ÿbus,A ^disabledVadc@0!st,stm32h7-adcÕRu� ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@€€ fstmmaceth�=jmacirq Ÿstmmacethmac-clk-txmac-clk-rx˜>=<pz ^disabled½ÇdefaultƒrmiiŒmdio0!snps,dwmac-mdioethernet-phy@0RVpin-controller!st,stm32h743-pinctrl †X0u B—gpio@58020000©¹R˜VÅGPIOA,Agpio@58020400©¹R˜UÅGPIOB,Agpio@58020800©¹R˜TÅGPIOC,Agpio@58020c00©¹R ˜SÅGPIOD,Agpio@58021000©¹R˜RÅGPIOE,Agpio@58021400©¹R˜QÅGPIOF,Agpio@58021800©¹R˜PÅGPIOG,Agpio@58021c00©¹R˜OÅGPIOH,Agpio@58022000©¹R ˜NÅGPIOI,Agpio@58022400©¹R$˜MÅGPIOJ,Agpio@58022800©¹R(˜LÅGPIOK,Ai2c1-0pinsÒÙæ÷rmii-0Vpins$Òk m l $ %  !   ÷sdmmc1-b4-0VpinsÒ( ) * + , 2 ÷Ùsdmmc1-b4-od-0Vpins1Ò( ) * + , ÷Ùpins2Ò2 ÷æÙsdmmc1-b4-sleep-0V pinsÒ()*+,2sdmmc1-dir-0pins1 Ò& ' ÷pins2Òsdmmc1-dir-sleep-0pinsÒ&'usart1-0pins1ÒÙ÷pins2ÒÙusart2-0Vpins1Ò5Ù÷pins2Ò6Ùusbotg-hs-0pins0Òt ‹          Ù÷clocksclk-hseL !fixed-clocke}x@V clk-lseL !fixed-clocke€Vi2s_ckinL !fixed-clockeVchosenroot=/dev/ram'serial0:115200n8memory@d00000003memoryRÐaliases?/soc/serial@40004400regulator-v3v3!regulator-fixedGv3v3ë2Z 2Z VV  #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresetspinctrl-0pinctrl-names#io-channel-cells#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizearm,primecell-periphidinterrupt-namescap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-1pinctrl-2broken-cdst,neg-edgebus-widthvmmc-supplyregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesst,sysconsnps,pblphy-modephy-handlepins-are-numberedgpio-controller#gpio-cellsst,bank-namepinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeserial0regulator-nameregulator-always-on