Ð þíJ¶8EH(nEAltera SOCFPGA Arria 10"!altr,socfpga-arria10altr,socfpgacpus,altr,socfpga-a10-smpcpu@0!arm,cortex-a9:cpuFJcpu@1!arm,cortex-a9:cpuFJintc@ffffd000!arm,cortex-a9-gic[lFÿÿÐÿÿÁ�soc !simple-bus:soc‰šamba !simple-busšpdma@ffda1000!arm,pl330arm,primecellFÿÚl¡STUVWXYZ[¬·Å Ó Úapb_pclkæ05 ídmadma-ocp� base_fpga_region !fpga-regionùclkmgr@ffd04000 !altr,clk-mgrFÿÐ@clockscb_intosc_hs_div2_clk !fixed-clock�cb_intosc_ls_clk !fixed-clock�f2s_free_clk !fixed-clock�osc1 !fixed-clock}x@�main_pll@40!altr,socfpga-a10-pll-clock ÓF@� main_mpu_base_clk!altr,socfpga-a10-perip-clkÓ  @ � main_noc_base_clk!altr,socfpga-a10-perip-clkÓ  D �main_emaca_clk@68!altr,socfpga-a10-perip-clkÓ Fhmain_emacb_clk@6c!altr,socfpga-a10-perip-clkÓ Flmain_emac_ptp_clk@70!altr,socfpga-a10-perip-clkÓ Fpmain_gpio_db_clk@74!altr,socfpga-a10-perip-clkÓ Ftmain_sdmmc_clk@78!altr,socfpga-a10-perip-clkÓ Fx�main_s2f_usr0_clk@7c!altr,socfpga-a10-perip-clkÓ F|main_s2f_usr1_clk@80!altr,socfpga-a10-perip-clkÓ F€�main_hmc_pll_ref_clk@84!altr,socfpga-a10-perip-clkÓ F„main_periph_ref_clk@9c!altr,socfpga-a10-perip-clkÓ Fœ� periph_pll@c0!altr,socfpga-a10-pll-clockÓ FÀ� peri_mpu_base_clk!altr,socfpga-a10-perip-clkÓ  @ � peri_noc_base_clk!altr,socfpga-a10-perip-clkÓ  D �peri_emaca_clk@e8!altr,socfpga-a10-perip-clkÓ Fèperi_emacb_clk@ec!altr,socfpga-a10-perip-clkÓ Fìperi_emac_ptp_clk@f0!altr,socfpga-a10-perip-clkÓ Fð�peri_gpio_db_clk@f4!altr,socfpga-a10-perip-clkÓ Fôperi_sdmmc_clk@f8!altr,socfpga-a10-perip-clkÓ Fø�peri_s2f_usr0_clk@fc!altr,socfpga-a10-perip-clkÓ Füperi_s2f_usr1_clk@100!altr,socfpga-a10-perip-clkÓ F�peri_hmc_pll_ref_clk@104!altr,socfpga-a10-perip-clkÓ Fmpu_free_clk@60!altr,socfpga-a10-perip-clkÓ F`�noc_free_clk@64!altr,socfpga-a10-perip-clkÓFd�s2f_user1_free_clk@104!altr,socfpga-a10-perip-clkÓFsdmmc_free_clk@f8!altr,socfpga-a10-perip-clkÓ'Fø�l4_sys_free_clk!altr,socfpga-a10-perip-clkÓ'�*l4_main_clk!altr,socfpga-a10-gate-clkÓ ¨5H�l4_mp_clk!altr,socfpga-a10-gate-clkÓ ¨5H�l4_sp_clk!altr,socfpga-a10-gate-clkÓ ¨5H�mpu_periph_clk!altr,socfpga-a10-gate-clkÓ'5H�)sdmmc_clk!altr,socfpga-a10-gate-clkÓ5È>‡�"qspi_clk!altr,socfpga-a10-gate-clkÓ5È �(nand_x_clk!altr,socfpga-a10-gate-clkÓ5È �nand_ecc_clk!altr,socfpga-a10-gate-clkÓ5È �$nand_clk!altr,socfpga-a10-gate-clkÓ'5È �#spi_m_clk!altr,socfpga-a10-gate-clkÓ5È �usb_clk!altr,socfpga-a10-gate-clkÓ5È�+s2f_usr1_clk!altr,socfpga-a10-gate-clkÓ5Èstmmac-axi-configHXh�ethernet@ff8000008!altr,socfpga-stmmac-a10-s10snps,dwmac-3.72asnps,dwmac rDFÿ€  ¡\…macirq•¡¼€Øæ@ÓÚstmmacethptp_refæ (ístmmacethstmmaceth-ocpôokay rgmiiÿÿÿÿ*7DQ¤^¤k¤x¤…’Dž¤«�·Ø�&ethernet@ff8020008!altr,socfpga-stmmac-a10-s10snps,dwmac-3.72asnps,dwmac rHFÿ€  ¡]…macirq•¡¼€Øæ@ÓÚstmmacethptp_refæ!)ístmmacethstmmaceth-ocpô disabledethernet@ff8040008!altr,socfpga-stmmac-a10-s10snps,dwmac-3.72asnps,dwmac rLFÿ€@  ¡^…macirq•¡¼€Øæ@ÓÚstmmacethptp_refæ"*ístmmacethstmmaceth-ocpô disabledgpio@ffc02900!snps,dw-apb-gpioFÿÀ)æX disabledgpio-controller@0!snps,dw-apb-gpio-portÆÖâFl[ ¡pgpio@ffc02a00!snps,dw-apb-gpioFÿÀ*æYokaygpio-controller@0!snps,dw-apb-gpio-portÆÖâFl[ ¡q�!gpio@ffc02b00!snps,dw-apb-gpioFÿÀ+æZ disabledgpio-controller@0!snps,dw-apb-gpio-portÆÖâFl[ ¡rfpga-mgr@ffd03000!altr,socfpga-a10-fpga-mgrFÿÐ0ÿÏä Óæƒífpgamgr�i2c@ffc02200!snps,designware-i2cFÿÀ" ¡iÓæH disabledi2c@ffc02300!snps,designware-i2cFÿÀ# ¡jÓæIokay† ðppadc@14 !lltc,ltc2497F adc@16 !lltc,ltc2497F eeprom@51 !atmel,24c32FQ, rtc@68!dallas,ds1339Fhltc@5c!ltc2977F\temp@4c!maxim,max1619FLi2c@ffc02400!snps,designware-i2cFÿÀ$ ¡kÓæJ disabledi2c@ffc02500!snps,designware-i2cFÿÀ% ¡lÓæK disabledi2c@ffc02600!snps,designware-i2cFÿÀ& ¡mÓæL disabledspi@ffda4000!snps,dw-apb-ssiFÿÚ@ ¡e5Óæ1íspi disabledspi@ffda5000!snps,dw-apb-ssiFÿÚP ¡f5< K Óæ2íspiokayresource-manager@0 !altr,a10srFZ† ‰!¡l[gpio-controller!altr,a10sr-gpioÆÖ�-reset-controller!altr,a10sr-resetlsdr@ffcfb100!altr,sdr-ctlsysconFÿϱ€�%cache-controller@fffff000!arm,pl310-cacheFÿÿð ¡y‡“¡°�dwmmc0@ff808000!altr,socfpga-dw-mshcFÿ€€ ¡bÛÓ"Úbiuciuæ' disablednand@ffb90000!altr,socfpga-denali-nandFÿ¹ ÿ¸Änand_datadenali_reg ¡c Ó#$Únandnand_xeccæ% disabledsram@ffe00000 !mmio-sramFÿàeccmgr!altr,socfpga-a10-ecc-managerr¡l[šsdramedac!altr,sdram-edac-a10Î%¡1l2-ecc@ffd06010!altr,socfpga-a10-l2-eccFÿÐ`¡ ocram-ecc@ff8c3000!altr,socfpga-a10-ocram-eccFÿŒ0¡!emac0-rx-ecc@ff8c0800!altr,socfpga-eth-mac-eccFÿŒÞ&¡$emac0-tx-ecc@ff8c0c00!altr,socfpga-eth-mac-eccFÿŒ Þ&¡%dma-ecc@ff8c8000!altr,socfpga-dma-eccFÿŒ€Þ ¡ *usb0-ecc@ff8c8800!altr,socfpga-usb-eccFÿŒˆÞ'¡"spi@ff809000!cdns,qspi-norFÿ€�ÿ  ¡dî€þÓ(æ&.íqspiqspi-ocpokayn25q00@0!micron,mt25qu02gjedec,spi-norFZõá#2AQa2o2}‹partition@qspi-boot™Boot and fpga dataFrpartition@qspi-rootfs™Root Filesystem - JFFS2FrŽrstmgr@ffd05000l !altr,rst-mgrFÿÐPŸ �snoop-control-unit@ffffc000!arm,cortex-a9-scuFÿÿÀsysmgr@ffd06000!altr,sys-mgrsysconFÿÐ`²ÿÐb0�timer@ffffc600!arm,cortex-a9-twd-timerFÿÿÆ ¡ Ó)timer0@ffc02700!snps,dw-apb-timer ¡sFÿÀ'ÓÚtimeræDítimertimer1@ffc02800!snps,dw-apb-timer ¡tFÿÀ(ÓÚtimeræEítimertimer2@ffd00000!snps,dw-apb-timer ¡uFÿÐÓ*ÚtimeræBítimertimer3@ffd00100!snps,dw-apb-timer ¡vFÿÐÓ*ÚtimeræCítimerserial0@ffc02000!snps,dw-apb-uartFÿÀ  ¡nÂÌÓæP disabledserial1@ffc02100!snps,dw-apb-uartFÿÀ! ¡oÂÌÓæQokayusbphyÙ!usb-nop-xceivokay�,usb@ffb00000 !snps,dwc2Fÿ°ÿÿ ¡_Ó+Úotgæ#ídwc2ä, éusb2-phyokayó�'usb@ffb40000 !snps,dwc2Fÿ´ÿÿ ¡`Ó+Úotgæ$ídwc2ä, éusb2-phy disabledwatchdog@ffd00200 !snps,dw-wdtFÿÐ ¡wÓ*æ@ disabledwatchdog@ffd00300 !snps,dw-wdtFÿÐ ¡xÓ*æAokayaliases/soc/ethernet@ff800000/soc/serial1@ffc02100chosen earlyprintk#serial0:115200n8memory@0:memoryF@a10leds !gpio-ledsa10sr_led0 ™a10sr-led0 ê-a10sr_led1 ™a10sr-led1 ê-a10sr_led2 ™a10sr-led2 ê-a10sr_led3 ™a10sr-led3 ê-033-v-ref!regulator-fixed/0.33V> V � #address-cells#size-cellsmodelcompatibleenable-methoddevice_typeregnext-level-cache#interrupt-cellsinterrupt-controllerphandleinterrupt-parentrangesinterrupts#dma-cells#dma-channels#dma-requestsclocksclock-namesresetsreset-namesfpga-mgr#clock-cellsclock-frequencydiv-regfixed-dividerclk-gateclk-phasesnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blenaltr,sysmgr-sysconinterrupt-namesmac-addresssnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthsnps,axi-configstatusphy-modephy-addrtxd0-skew-pstxd1-skew-pstxd2-skew-pstxd3-skew-psrxd0-skew-psrxd1-skew-psrxd2-skew-psrxd3-skew-pstxen-skew-pstxc-skew-psrxdv-skew-psrxc-skew-psmax-frame-sizegpio-controller#gpio-cellssnps,nr-gpiosi2c-sda-falling-time-nsi2c-scl-falling-time-nsvref-supplypagesizenum-cstx-dma-channelrx-dma-channelspi-max-frequency#reset-cellscache-unifiedcache-levelprefetch-dataprefetch-instrarm,shared-overridereg-namesaltr,sdr-sysconaltr,ecc-parentcdns,fifo-depthcdns,fifo-widthcdns,trigger-addressm25p,fast-readcdns,page-sizecdns,block-sizecdns,read-delaycdns,tshsl-nscdns,tsd2d-nscdns,tchsh-nscdns,tslch-nslabelaltr,modrst-offsetcpu1-start-addrreg-shiftreg-io-width#phy-cellsphysphy-namesdisable-over-currentethernet0serial0bootargsstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvolt