Ð þíÀÍ8³˜( 5³`google,veyron-speedy-rev9google,veyron-speedy-rev8google,veyron-speedy-rev7google,veyron-speedy-rev6google,veyron-speedy-rev5google,veyron-speedy-rev4google,veyron-speedy-rev3google,veyron-speedy-rev2google,veyron-speedygoogle,veyronrockchip,rk3288&7Google Speedyaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0º—˜™šÅcpusØrockchip,rk3066-smpæcpu@500ócpuarm,cortex-a12ÿ -œ@;Br\ hcpu@501ócpuarm,cortex-a12ÿ -œ@;Brhcpu@502ócpuarm,cortex-a12ÿ -œ@;Brhcpu@503ócpuarm,cortex-a12ÿ -œ@;Brhcpu-opp-tableoperating-points-v2phopp-126000000{‚›€‚ » opp-216000000{ ßæ‚ » opp-408000000{Q–‚ » opp-600000000{#ÃF‚ » opp-696000000{)|‚~ðopp-816000000{0£,‚B@opp-1008000000{<Ü‚�opp-1200000000{G†Œ‚Èàopp-1416000000{Tfr‚O€opp-1512000000{ZJ‚Ðopp-1608000000{_Ø"‚Ö opp-1704000000{e�ú‚™popp-1800000000{kIÒ‚\Àbus simple-bus�dma-controller@ff250000arm,pl330arm,primecellÿÿ%@º—¢½; Ôapb_pclkhdma-controller@ff600000arm,pl330arm,primecellÿÿ`@º—¢½;Á Ôapb_pclk àdisableddma-controller@ffb20000arm,pl330arm,primecellÿÿ²@º—¢½;Á Ôapb_pclkhereserved-memory�dma-unusable@fe000000ÿþoscillator fixed-clockçn6÷xin24m h timerarm,armv7-timer0º   çn6;timer@ff810000rockchip,rk3288-timerÿÿ�  ºH ;a  Ôpclktimerdisplay-subsystemrockchip,display-subsystemR mmc@ff0c0000rockchip,rk3288-dw-mshcXðÑ€ ;ÈDrvÔbiuciuciu-driveciu-samplef º ÿÿ @€qresetàokay}‡™ªÈ ¼ ÅZãðý $1"A#( C  \=@V B |})<?  · + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSÔspiclkapb_pclk± ¶txrx º-Ôi2c;M-ÆÀHserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º8òü;NVÔbaudclkapb_pclk±¶txrx àdisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º;òü;QYÔbaudclkapb_pclk±  ¶txrxmacirqeth_wake_irqèG8;—fgc˜Ä]MÔstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB qstmmaceth àdisabledusb@ff500000 generic-ehciÿÿP º;ÂNHSusbàokay]usb@ff520000 generic-ohciÿÿR º);ÂNHSusb àdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿT º;ÃÔotgshostNI Susb2-phy{àokay’usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿX º;ÁÔotgshost©»Ê€€@@ NJ Susb2-phyàokayÙzéJ’usb@ff5c0000 generic-ehciÿÿ\ º;Ä àdisabledi2c@ff650000rockchip,rk3288-i2cÿÿe º<Ôi2c;Liep_mmu;ÊÔ Ôaclkiface Æ àdisablediommu@ff914000rockchip,iommu ÿÿ‘@ÿ‘P º>isp_mmu;ÍÕ Ôaclkiface Æ Ó àdisabledrga@ff920000rockchip,rk3288-rgaÿÿ’€ º;ÈÖjÔaclkhclksclk îh ilm qcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿÿ“œÿ“ º;žÑÔaclk_vopdclk_vophclk_vop îh def qaxiahbdclk üiàokayporth endpoint@0ÿ jh~endpoint@1ÿ khyendpoint@2ÿ lhsendpoint@3ÿ mhviommu@ff930300rockchip,iommuÿÿ“ º >vopb_mmu;ÅÑ Ôaclkiface îh  Æàokayhivop@ff940000rockchip,rk3288-vop ÿÿ”œÿ” º;Æ¿ÒÔaclk_vopdclk_vophclk_vop îh °±² qaxiahbdclk ünàokayporth endpoint@0ÿ ohendpoint@1ÿ phzendpoint@2ÿ qhtendpoint@3ÿ rhwiommu@ff940300rockchip,iommuÿÿ” º >vopl_mmu;ÆÒ Ôaclkiface îh  Æàokayhnmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿÿ–@ º;~d Ôrefpclk îh èG àdisabledportsportendpoint@0ÿ shlendpoint@1ÿ thqlvds@ff96c000rockchip,rk3288-lvdsÿÿ–À@;g Ôpclk_lvdsvepuvdpu;ÐÜ Ôaclkhclk ü€ îh iommu@ff9a0800rockchip,iommuÿÿš º >vpu_mmu;ÐÜ Ôaclkiface Æ îh h€iommu@ff9c0440rockchip,iommu ÿÿœ@@ÿœ€@ ºo >hevc_mmu;ÏÛ Ôaclkiface Æ àdisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿÿ£$º >jobmmugpu;À � îh àokay ‚hDgpu-opp-tableoperating-points-v2h�opp-100000000{õá‚~ðopp-200000000{ ë‚~ðopp-300000000{ᣂB@opp-400000000{ׄ‚Èàopp-600000000{#ÃF‚Ðqos@ffaa0000sysconÿÿª haqos@ffaa0080sysconÿÿª€ hbqos@ffad0000sysconÿÿ­ hVqos@ffad0100sysconÿÿ­ hWqos@ffad0180sysconÿÿ­€ hXqos@ffad0400sysconÿÿ­ hYqos@ffad0480sysconÿÿ­€ hZqos@ffad0500sysconÿÿ­ hUqos@ffad0800sysconÿÿ­ h[qos@ffad0880sysconÿÿ­€ h\qos@ffad0900sysconÿÿ­ h]qos@ffae0000sysconÿÿ® h`qos@ffaf0000sysconÿÿ¯ h^qos@ffaf0080sysconÿÿ¯€ h_efuse@ffb40000rockchip,rk3288-efuseÿÿ´ ;q Ôpclk_efusecpu-id@7ÿcpu_leakage@17ÿinterrupt-controller@ffc01000 arm,gic-400 ) >@ÿÿÀÿÀ ÿÀ@ ÿÀ`  º hpinctrlrockchip,rk3288-pinctrlèGæ�ç kPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh0gpio1@ff780000rockchip,gpio-bankÿÿx ºR;A O _ ) >gpio2@ff790000rockchip,gpio-bankÿÿy ºS;B O _ ) >Z kCONFIG0CONFIG1CONFIG2CONFIG3PWRLIMIT#_CPUEMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENh’gpio3@ff7a0000rockchip,gpio-bankÿÿz ºT;C O _ ) >‚ kFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio4@ff7b0000rockchip,gpio-bankÿÿ{ ºU;D O _ ) >³ kUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEh;gpio5@ff7c0000rockchip,gpio-bankÿÿ| ºV;E O _ ) >A kSPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh—gpio6@ff7d0000rockchip,gpio-bankÿÿ} ºW;F O _ ) >° kI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhOgpio7@ff7e0000rockchip,gpio-bankÿÿ~ ºX;G O _ ) >ß kLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKEDP_HOTPLUGDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio8@ff7f0000rockchip,gpio-bankÿÿ ºY;H O _ ) >^ kRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 {ˆhdmi-cec-c7 {ˆhdmi-ddc {ˆˆh|hdmi-ddc-unwedge {‰ˆh}vcc50-hdmi-en {ˆh˜pcfg-output-low ‰h‰pcfg-pull-up ”hŠpcfg-pull-down ¡hŒpcfg-pull-none °hˆpcfg-pull-none-12ma ° ½ hŽsuspendglobal-pwroff {ˆh…ddrio-pwroff {ˆh„ddr0-retention {Šhƒddr1-retention {Šsuspend-l-wake {‰h†suspend-l-sleep {‹h‡edpedp-hpd { Œi2c0i2c0-xfer {ˆˆhKi2c1i2c1-xfer {ˆˆh-i2c2i2c2-xfer { ˆ ˆhNi2c3i2c3-xfer {ˆˆh.i2c4i2c4-xfer {ˆˆh/i2c5i2c5-xfer {ˆˆh4i2s0i2s0-bus` {ˆˆˆˆˆˆhglcdclcdc-ctl@ {ˆˆˆˆhusdmmcsdmmc-clk {�hsdmmc-cmd {�hsdmmc-cd {Šsdmmc-bus1 {Šsdmmc-bus4@ {����hsdmmc-cd-disabled {ˆhsdmmc-cd-pin {ˆhsdio0sdio0-bus1 {Šsdio0-bus4@ {����hsdio0-cmd {�hsdio0-clk {�hsdio0-cd {Šsdio0-wp {Šsdio0-pwr {Šsdio0-bkpwr {Šsdio0-int {Šwifienable-h {ˆh”bt-enable-l {ˆh9bt-host-wake {Œbt-host-wake-l {ˆh8bt-dev-wake-sleep {‰bt-dev-wake-awake {‹bt-dev-wake {ˆh:sdio1sdio1-bus1 {Šsdio1-bus4@ {ŠŠŠŠsdio1-cd {Šsdio1-wp {Šsdio1-bkpwr {Šsdio1-int {Šsdio1-cmd {Šsdio1-clk {ˆsdio1-pwr { Šemmcemmc-clk {�hemmc-cmd {�hemmc-pwr { Šemmc-bus1 {Šemmc-bus4@ {ŠŠŠŠemmc-bus8€ {��������hemmc-reset { ˆh‘spi0spi0-clk { Šh spi0-cs0 { Šh#spi0-tx {Šh!spi0-rx {Šh"spi0-cs1 {Šspi1spi1-clk { Šh%spi1-cs0 { Šh(spi1-rx {Šh'spi1-tx {Šh&spi2spi2-cs1 {Šspi2-clk {Šh)spi2-cs0 {Šh,spi2-rx {Šh+spi2-tx { Šh*uart0uart0-xfer {Šˆh5uart0-cts {Šh6uart0-rts {ˆh7uart1uart1-xfer {Š ˆh<uart1-cts { Šuart1-rts { ˆuart2uart2-xfer {Šˆh=uart3uart3-xfer {Šˆh>uart3-cts { Šuart3-rts { ˆuart4uart4-xfer {Šˆh?uart4-cts { Šuart4-rts { ˆtsadcotp-pin { ˆhEotp-out { ˆhFpwm0pwm0-pin {ˆhQpwm1pwm1-pin {ˆhRpwm2pwm2-pin {ˆhSpwm3pwm3-pin {ˆhTgmacrgmii-pinsð {ˆˆˆˆŽŽŽŽˆˆˆ ŽŽˆˆrmii-pins  {ˆˆˆˆˆˆˆˆˆˆspdifspdif-tx { ˆhfpcfg-pull-none-drv-8ma ° ½h�pcfg-pull-up-drv-8ma ” ½pcfg-output-high Ìh‹buttonspwr-key-l {Šh�ap-lid-int-l {Šhªpmicpmic-int-l {ŠhLdvs-1 { Œdvs-2 {Œrebootap-warm-reset-h { ˆh�recovery-switchrec-mode-l { Štpmtpm-int-h {ˆwrite-protectfw-wp-ap {ˆcodechp-det {Šh›int-codec {ŒhPmic-det { Šhšheadsetts3a227e-int-l {Šh1backlightbl_pwr_en { ˆh bl-en {ˆh£lcdlcd-en {ˆh¡avdd-1v8-disp-en { ˆh¢chargerac-present-ap {Šh©cros-ecec-int {ˆh$trackpadtrackpad-int {Šh2usb-hosthost1-pwr-en { ˆh«usbotg-pwren-h { ˆh¬buck-5vdrv-5v {ˆh–chosen Øserial2:115200n8memoryómemoryÿ€power-button gpio-keys