Ð þíµ'8©Ô( S©œgoogle,veyron-fievel-rev8google,veyron-fievel-rev7google,veyron-fievel-rev6google,veyron-fievel-rev5google,veyron-fievel-rev4google,veyron-fievel-rev3google,veyron-fievel-rev2google,veyron-fievel-rev1google,veyron-fievel-rev0google,veyron-fievelgoogle,veyronrockchip,rk3288&7Google Fievelaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbcpu-opp-tableoperating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ðopp-1608000000u_Ø"|Ö opp-1704000000ue�ú|™popp-1800000000ukIÒ|\Àbus simple-busŠdma-controller@ff250000arm,pl330arm,primecellùÿ%@´‘œ·5 Îapb_pclkbdma-controller@ff600000arm,pl330arm,primecellùÿ`@´‘œ·5Á Îapb_pclk Údisableddma-controller@ffb20000arm,pl330arm,primecellùÿ²@´‘œ·5Á Îapb_pclkbcreserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clockán6ñxin24mb timerarm,armv7-timer0´   án65timer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  Îpclktimerdisplay-subsystemrockchip,display-subsystemL mmc@ff0c0000rockchip,rk3288-dw-mshcRðÑ€ 5ÈDrvÎbiuciuciu-driveciu-sample` ´ ùÿ @ý€kreset Údisabledmmc@ff0d0000rockchip,rk3288-dw-mshcRðÑ€ 5ÉEswÎbiuciuciu-driveciu-sample` ´!ùÿ @ý�kresetÚokayw�’Ÿµ ÀÎdefault Üæó 'btmrvl@2marvell,sd8897-btù&´4 ÎdefaultÜmmc@ff0e0000rockchip,rk3288-dw-mshcRðÑ€ 5ÊFtxÎbiuciuciu-driveciu-sample` ´"ùÿ@ý‚kreset Údisabledmmc@ff0f0000rockchip,rk3288-dw-mshcRðÑ€ 5ËGuyÎbiuciuciu-driveciu-sample` ´#ùÿ@ýƒkresetÚokaywGYžw‚µÀÎdefault Üsaradc@ff100000rockchip,saradcùÿ ´$‘5I[Îsaradcapb_pclkýW ksaradc-apb Údisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARÎspiclkapb_pclk£  ¨txrx ´,ÎdefaultÜùÿ Údisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSÎspiclkapb_pclk£ ¨txrx ´-ÎdefaultÜ !ùÿ Údisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTÎspiclkapb_pclk£¨txrx ´.ÎdefaultÜ"#$%ùÿÚokay² flash@0jedec,spi-norÅúð€ùi2c@ff140000rockchip,rk3288-i2cùÿ ´>Îi2c5MÎdefaultÜ&Úokayá€×2ïdtpm@20infineon,slb9645ttù i2c@ff150000rockchip,rk3288-i2cùÿ ´?Îi2c5OÎdefaultÜ' Údisabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@Îi2c5PÎdefaultÜ(Úokayá€×2ï,ts3a227e@3b ti,ts3a227eù;&)´ÎdefaultÜ*bži2c@ff170000rockchip,rk3288-i2cùÿ ´AÎi2c5QÎdefaultÜ+ Údisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7)35MUÎbaudclkapb_pclk£¨txrxÎdefault Ü,-.Úokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8)35NVÎbaudclkapb_pclk£¨txrxÎdefaultÜ/Úokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9)35OWÎbaudclkapb_pclkÎdefaultÜ0Úokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:)35PXÎbaudclkapb_pclk£¨txrxÎdefaultÜ1 Údisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;)35QYÎbaudclkapb_pclk£  ¨txrxÎdefaultÜ2 Údisabledthermal-zonesreserve_thermal@èVˆd3cpu_thermal@dVˆd3tripscpu_alert0tp€Ðôpassiveb4cpu_alert1t$ø€Ðôpassiveb5cpu_critt† €Ð ôcriticalcooling-mapsmap0‹40�ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1‹50�ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu_thermal@dVˆd3tripsgpu_alert0t4€Ðôpassiveb6gpu_critt† €Ð ôcriticalcooling-mapsmap0‹6 �7ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZÎtsadcapb_pclkýŸ ktsadc-apbÎinitdefaultsleepÜ8Ÿ9©8³É:ÖèHÚokayíb3ethernet@ff290000rockchip,rk3288-gmacùÿ)´macirqeth_wake_irqÉ:85—fgc˜Ä]MÎstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB kstmmacethÚokay/—?;Vinputc<nrgmiiw=ÎdefaultÜ>?@A‚‹0 ”¤ º'u0Ïmdio0snps,dwmac-mdioethernet-phy@1ùb<usb@ff500000 generic-ehciùÿP ´5ÂÝBâusbÚokayìusb@ff520000 generic-ohciùÿR ´)5ÂÝBâusb Údisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃÎotghostÝC âusb2-phy Úokay!usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁÎotghost8JY€€@@ ÝD âusb2-phyÚokay/z?D!usb@ff5c0000 generic-ehciùÿ\ ´5Ä Údisabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<Îi2c5LÎdefaultÜEÚokayá€×2ïdpmic@1brockchip,rk808ùñxin32kwifibt_32kin&)´Îdefault ÜFGHhω•¡­¹ÅÑÝêI÷J JKb”regulatorsDCDC_REG1vdd_arm*>P q°h €qb regulator-state-mem•DCDC_REG2vdd_gpu*>P 5hЀqbregulator-state-mem•DCDC_REG3 vcc135_ddr*>regulator-state-mem®DCDC_REG4vcc_18*>Pw@hw@bregulator-state-mem®Æw@LDO_REG3vdd_10*>PB@hB@regulator-state-mem®ÆB@LDO_REG7 vdd10_lcd*>PB@hB@regulator-state-mem•SWITCH_REG1 vcc33_lcd*>baregulator-state-mem•LDO_REG6 vcc18_codec*>Pw@hw@bbregulator-state-mem•LDO_REG2*>Pw@hw@ vdd18_lcdtregulator-state-mem•LDO_REG8*>P2Z h2Z  vcc33_ccdregulator-state-mem•SWITCH_REG2 vcc33_lanb=i2c@ff660000rockchip,rk3288-i2cùÿf ´=Îi2c5NÎdefaultÜLÚokayᆠ×2ï max98090@10maxim,max98090ù&M´Îmclk5qÎdefaultÜNb�pwm@ff680000rockchip,rk3288-pwmùÿhâÎdefaultÜO5_Îpwm Údisabledpwm@ff680010rockchip,rk3288-pwmùÿhâÎdefaultÜP5_ÎpwmÚokayb™pwm@ff680020rockchip,rk3288-pwmùÿh âÎdefaultÜQ5_Îpwm Údisabledpwm@ff680030rockchip,rk3288-pwmùÿh0âÎdefaultÜR5_Îpwm Údisabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controllerí/h? bfpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$STUVWXYZ[power-domain@11ù 5Ïop\]power-domain@12ù 5ÐÜ^power-domain@13ù 5À_`reboot-modesyscon-reboot-mode”RBÃRBÃ)RBà 9RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿvÉ:EH/ÑÝjÒÞk$R#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀbsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwb:edp-phyrockchip,rk3288-dp-phy5hÎ24mg Údisabledbvio-domains"rockchip,rk3288-io-voltage-domainÚokayrI|‡•I¥I³a¿Ëbusbphyrockchip,rk3288-usb-phyÚokayusb-phy@320gù 5]Îphyclký… kphy-resetbDusb-phy@334gù45^Îphyclkýˆ kphy-resetbBusb-phy@348gùH5_Îphyclký‹ kphy-resetbCwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´OÚokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹Ø5TÐ Îmclkhclk£c¨tx ´6ÎdefaultÜdÉ: Údisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰Ø ´55RÎÎi2s_clki2s_hclk£cc¨txrxÎdefaultÜeé Úokaybœcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}ÁÎaclkhclksclkapb_pclký® kcrypto-rstÚokayiommu@ff900800rockchip,iommuùÿ�@ ´iep_mmu5ÊÔ Îaclkiface  Údisablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´isp_mmu5ÍÕ Îaclkiface  + Údisabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjÎaclkhclksclk Ff ýilm kcoreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑÎaclk_vopdclk_vophclk_vop Ff ýdef kaxiahbdclk TgÚokayportb endpoint@0ù [hb{endpoint@1ù [ibwendpoint@2ù [jbqendpoint@3ù [kbtiommu@ff930300rockchip,iommuùÿ“ ´ vopb_mmu5ÅÑ Îaclkiface Ff  Úokaybgvop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿ÒÎaclk_vopdclk_vophclk_vop Ff ý°±² kaxiahbdclk Tl Údisabledportb endpoint@0ù [mb|endpoint@1ù [nbxendpoint@2ù [obrendpoint@3ù [pbuiommu@ff940300rockchip,iommuùÿ” ´ vopl_mmu5ÆÒ Îaclkiface Ff   Údisabledblmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d Îrefpclk Ff É: Údisabledportsportendpoint@0ù [qbjendpoint@1ù [rbolvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g Îpclk_lvdsÎlcdcÜs Ff É: Údisabledportsport@0ùendpoint@0ù [tbkendpoint@1ù [ubpdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icÎdppclkÝvâdp Ff ýokdpÉ: Údisabledportsport@0ùendpoint@0ù [wbiendpoint@1ù [xbnhdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜3ØÉ: ´g5hmnÎiahbisfrcec Ff ÚokayÎdefaultunwedgeÜyŸzbŸportsportendpoint@0ù [{bhendpoint@1ù [|bmvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   vepuvdpu5ÐÜ Îaclkhclk T} Ff iommu@ff9a0800rockchip,iommuùÿš ´ vpu_mmu5ÐÜ Îaclkiface  Ff b}iommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o hevc_mmu5ÏÛ Îaclkiface  Údisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ jobmmugpu5À~ Ff Úokay kb7gpu-opp-tableoperating-points-v2b~opp-100000000uõá|~ðopp-200000000u ëÂ|~ðopp-300000000uá£|B@opp-400000000uׄ|Èàopp-600000000u#ÃF|Ðqos@ffaa0000sysconùÿª b_qos@ffaa0080sysconùÿª€ b`qos@ffad0000sysconùÿ­ bTqos@ffad0100sysconùÿ­ bUqos@ffad0180sysconùÿ­€ bVqos@ffad0400sysconùÿ­ bWqos@ffad0480sysconùÿ­€ bXqos@ffad0500sysconùÿ­ bSqos@ffad0800sysconùÿ­ bYqos@ffad0880sysconùÿ­€ bZqos@ffad0900sysconùÿ­ b[qos@ffae0000sysconùÿ® b^qos@ffaf0000sysconùÿ¯ b\qos@ffaf0080sysconùÿ¯€ b]efuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q Îpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400 w Œ@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ bpinctrlrockchip,rk3288-pinctrlÉ:àŠÎdefaultsleepÜ€�‚ƒ„…†Ÿ€�‚ƒ„‡ˆgpio0@ff750000rockchip,gpio-bankùÿu ´Q5@ � ­ w Œá ¹PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LHUB_USB1_nFALUTPHY_PMEBPHY_INTRECOVERY_SW_LOTP_OUTUSB_OTG_POWER_ENAP_WARM_RESET_HUSB_OTG_nFALUTI2C0_SDA_PMICI2C0_SCL_PMICDEVMODE_LUSB_INTb)gpio1@ff780000rockchip,gpio-bankùÿx ´R5A � ­ w Œgpio2@ff790000rockchip,gpio-bankùÿy ´S5B � ­ w Œi ¹CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TPb“gpio3@ff7a0000rockchip,gpio-bankùÿz ´T5C � ­ w ŒÛ ¹FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7VCC5V_GOOD_HFLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOPHY_TXD2PHY_TXD3MAC_RXD2MAC_RXD3PHY_TXD0PHY_TXD1MAC_RXD0MAC_RXD1gpio4@ff7b0000rockchip,gpio-bankùÿ{ ´U5D � ­ w Œþ ¹MAC_MDCMAC_RXDVMAC_RXERMAC_CLKPHY_TXENMAC_MDIOMAC_RXCLKPHY_RSTPHY_TXCLKUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEbgpio5@ff7c0000rockchip,gpio-bankùÿ| ´V5E � ­ w Œ… ¹USB_OTG_CTL1HUB_USB2_CTL1HUB_USB2_PWR_ENHUB_USB_ILIM_SELUSB_OTG_STATUS_LHUB_USB1_CTL1HUB_USB1_PWR_ENVCC50_HDMI_ENb—gpio6@ff7d0000rockchip,gpio-bankùÿ} ´W5F � ­ w Œ’ ¹I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETHUB_USB2_nFALUTUSB_OTG_ILIM_SELbMgpio7@ff7e0000rockchip,gpio-bankùÿ~ ´X5G � ­ w Œ½ ¹LCD_BL_PWMPWM_LOGBL_ENPWR_LED1TPM_INT_HSPK_ONAP_FLASH_WP_LCPU_NMIDVSOKEDP_HPDDVS1LCD_ENDVS2HDMI_CECI2C4_SDAI2C4_SCLI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDbJgpio8@ff7f0000rockchip,gpio-bankùÿ ´Y5H � ­ w Œ^ ¹RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ɉhdmi-cec-c7 ɉhdmi-ddc ɉ‰byhdmi-ddc-unwedge ÉŠ‰bzvcc50-hdmi-en ɉb˜pcfg-output-low ×bŠpcfg-pull-up âb‹pcfg-pull-down ïbŒpcfg-pull-none þb‰pcfg-pull-none-12ma þ b�suspendglobal-pwroff ɉb‚ddrio-pwroff ɉb�ddr0-retention É‹b€ddr1-retention É‹edpedp-hpd É Œi2c0i2c0-xfer ɉ‰bEi2c1i2c1-xfer ɉ‰b&i2c2i2c2-xfer É ‰ ‰bLi2c3i2c3-xfer ɉ‰b'i2c4i2c4-xfer ɉ‰b(i2c5i2c5-xfer ɉ‰b+i2s0i2s0-bus` ɉ‰‰‰‰‰belcdclcdc-ctl@ ɉ‰‰‰bssdmmcsdmmc-clk ɉsdmmc-cmd É‹sdmmc-cd É‹sdmmc-bus1 É‹sdmmc-bus4@ É‹‹‹‹sdio0sdio0-bus1 É‹sdio0-bus4@ É����bsdio0-cmd É�bsdio0-clk É�bsdio0-cd É‹sdio0-wp É‹sdio0-pwr É‹sdio0-bkpwr É‹sdio0-int É‹wifienable-h ɉb•bt-enable-l ɉbt-host-wake ÉŒbt-host-wake-l ɉbbt-dev-wake-sleep ÉŠb‡bt-dev-wake-awake ÉŽb…bt-dev-wake ɉsdio1sdio1-bus1 É‹sdio1-bus4@ É‹‹‹‹sdio1-cd É‹sdio1-wp É‹sdio1-bkpwr É‹sdio1-int É‹sdio1-cmd É‹sdio1-clk ɉsdio1-pwr É ‹emmcemmc-clk É�bemmc-cmd É�bemmc-pwr É ‹emmc-bus1 É‹emmc-bus4@ É‹‹‹‹emmc-bus8€ É��������bemmc-reset É ‰b’spi0spi0-clk É ‹bspi0-cs0 É ‹bspi0-tx É‹bspi0-rx É‹bspi0-cs1 É‹spi1spi1-clk É ‹bspi1-cs0 É ‹b!spi1-rx É‹b spi1-tx É‹bspi2spi2-cs1 É‹spi2-clk É‹b"spi2-cs0 É‹b%spi2-rx É‹b$spi2-tx É ‹b#uart0uart0-xfer É‹‰b,uart0-cts É‹b-uart0-rts ɉb.uart1uart1-xfer É‹ ‰b/uart1-cts É ‹uart1-rts É ‰uart2uart2-xfer É‹‰b0uart3uart3-xfer É‹‰b1uart3-cts É ‹uart3-rts É ‰uart4uart4-xfer É‹‰b2uart4-cts É ‹uart4-rts É ‰tsadcotp-pin É ‰b8otp-out É ‰b9pwm0pwm0-pin ɉbOpwm1pwm1-pin ɉbPpwm2pwm2-pin ɉbQpwm3pwm3-pin ɉbRgmacrgmii-pinsð ɉ‰‰‰����‰‰‰ ��‰‰b>rmii-pins  ɉ‰‰‰‰‰‰‰‰‰phy-rst ÉŽb?phy-pmeb É‹b@phy-int É‹bAspdifspdif-tx É ‰bdpcfg-pull-none-drv-8ma þ b�pcfg-pull-up-drv-8ma â pcfg-output-high bŽbuttonspwr-key-l É‹b�pmicpmic-int-l É‹bFdvs-1 É ŒbGdvs-2 ÉŒbHrebootap-warm-reset-h É ‰b‘recovery-switchrec-mode-l É ‹tpmtpm-int-h ɉwrite-protectfw-wp-ap ɉcodechp-det É‹b›int-codec ÉŒbNmic-det É ‹bšheadsetts3a227e-int-l É‹b*buck-5vdrv-5v ɉb–ledspwr-led1-on ÉŠb†pwr-led1-blink ÉŽbˆusb-bc12usb-otg-ilim-sel ÉŠbƒusb-usb-ilim-sel ÉŠb„usb-hosthub_usb1_pwr_en ɉb hub_usb2_pwr_en ɉb¡usb_otg_pwr_en É ‰b¢chosen &serial2:115200n8memoryímemoryù€power-button gpio-keysÎdefaultÜ�power 2Power ) 8t CdÏgpio-restart gpio-restart ) ÎdefaultÜ‘ UÈemmc-pwrseqmmc-pwrseq-emmcÜ’Îdefault ^“ bsdio-pwrseqmmc-pwrseq-simple5” Îext_clockÎdefaultÜ• ^b vcc-5vregulator-fixedvcc_5v*>PLK@hLK@ j ŸJÎdefaultÜ–bKvcc33-sysregulator-fixed vcc33_sys*>P2Z h2Z bvcc50-hdmiregulator-fixed vcc50_hdmi*> }K j Ÿ—Îdefaultܘvdd-logicpwm-regulator vdd_logic ˆ™Ê � ˜{ ¬”*>P~ðh™p€ sound!rockchip,rockchip-audio-max98090ÎdefaultÜš› ¿VEYRON-I2S Μ æ� ûM M  (ž ?Ÿvccsysregulator-fixedvccsys>*vcc33-ioregulator-fixed*> vcc33_iobIvcc5-host1-regulatorregulator-fixed j Ÿ—ÎdefaultÜ  vcc5_host1*>vcc5-host2-regulatorregulator-fixed j Ÿ—ÎdefaultÜ¡ vcc5_host2*>vcc5v-otg-regulatorregulator-fixed j Ÿ) ÎdefaultÜ¢ vcc5_otg*>external-gmac-clock fixed-clockásY@ ñext_gmacb; #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltranges#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendportsmax-frequencyfifo-depthreset-namesbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymarvell,wakeup-pincap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-modephy-supplyrx_delaytx_delaysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-uswakeup-sourcephysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosenable-active-highvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codec