Ð þ혔8�(x�ä7radxa,rockpi-n8vamrs,rk3288-vmarc-somrockchip,rk3288&7Radxa ROCK Pi N8aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rVcpu@501ícpuarm,cortex-a12ùý'œ@5<rVcpu@502ícpuarm,cortex-a12ùý'œ@5<rVcpu@503ícpuarm,cortex-a12ùý'œ@5<rVcpu-opp-tableoperating-points-v2^Vopp-126000000i‚›€p » opp-216000000i ßæp » opp-312000000i˜¾p » opp-408000000iQ–p » opp-600000000i#ÃFp » opp-696000000i)|p~ðopp-816000000i0£,pB@opp-1008000000i<Üp�opp-1200000000iG†ŒpÈàopp-1416000000iTfrpO€opp-1512000000iZJpÖ opp-1608000000i_Ø"p™pbus simple-bus~dma-controller@ff250000arm,pl330arm,primecellùÿ%@´…�«5 Âapb_pclkVdma-controller@ff600000arm,pl330arm,primecellùÿ`@´…�«5Á Âapb_pclk Îdisableddma-controller@ffb20000arm,pl330arm,primecellùÿ²@´…�«5Á Âapb_pclkVUreserved-memory~dma-unusable@fe000000ùþoscillator fixed-clockÕn6åxin24møV timerarm,armv7-timer0´   Õn6)timer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  Âpclktimerdisplay-subsystemrockchip,display-subsystem@ mmc@ff0c0000rockchip,rk3288-dw-mshcFðÑ€ 5ÈDrvÂbiuciuciu-driveciu-sampleT ´ ùÿ @ý€_resetÎokayku‡˜£ °default¾ mmc@ff0d0000rockchip,rk3288-dw-mshcFðÑ€ 5ÉEswÂbiuciuciu-driveciu-sampleT ´!ùÿ @ý�_reset Îdisabledmmc@ff0e0000rockchip,rk3288-dw-mshcFðÑ€ 5ÊFtxÂbiuciuciu-driveciu-sampleT ´"ùÿ@ý‚_reset Îdisabledmmc@ff0f0000rockchip,rk3288-dw-mshcFðÑ€ 5ËGuyÂbiuciuciu-driveciu-sampleT ´#ùÿ@ýƒ_resetÎokayku˜È°default¾Ö£saradc@ff100000rockchip,saradcùÿ ´$â5I[Âsaradcapb_pclkýW _saradc-apb Îdisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARÂspiclkapb_pclkô  ùtxrx ´,°default¾ùÿ Îdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSÂspiclkapb_pclkô ùtxrx ´-°default¾ùÿ Îdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTÂspiclkapb_pclkôùtxrx ´.°default¾ !"#ùÿ Îdisabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>Âi2c5M°default¾$ Îdisabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?Âi2c5O°default¾% Îdisabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@Âi2c5P°default¾& Îdisabledi2c@ff170000rockchip,rk3288-i2cùÿ ´AÂi2c5Q°default¾'ÎokayVkserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7 5MUÂbaudclkapb_pclkôùtxrx°default¾()Îokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8 5NVÂbaudclkapb_pclkôùtxrx°default¾* Îdisabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9 5OWÂbaudclkapb_pclk°default¾+Îokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´: 5PXÂbaudclkapb_pclkôùtxrx°default¾, Îdisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´; 5QYÂbaudclkapb_pclkô  ùtxrx°default¾- Îdisabledthermal-zonesreserve_thermalè0ˆ>.cpu_thermald0ˆ>.tripscpu_alert0NpZÐôpassiveV/cpu_alert1N$øZÐôpassiveV0cpu_critN_�ZÐ ôcriticalcooling-mapsmap0e/0jÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1e00jÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu_thermald0ˆ>.tripsgpu_alert0NpZÐôpassiveV1gpu_critN_�ZÐ ôcriticalcooling-mapsmap0e1 j2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZÂtsadcapb_pclkýŸ _tsadc-apb°initdefaultsleep¾3y4ƒ3�£5°s ÎdisabledV.ethernet@ff290000rockchip,rk3288-gmacùÿ)´Çmacirqeth_wake_irq£585—fgc˜Ä]MÂstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB _stmmacethÎokay×6îinputûrgmii°default¾7 'ÃP/(8A—Q \8usb@ff500000 generic-ehciùÿP ´5Âl9qusbÎokayusb@ff520000 generic-ohciùÿR ´)5Âl9qusbÎokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃÂotg{hostl: qusb2-phyƒÎokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁÂotg{otg𬻀€@@ l; qusb2-phyÎokayusb@ff5c0000 generic-ehciùÿ\ ´5Ä Îdisabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<Âi2c5L°default¾<ÎokayÕ€pmic@1brockchip,rk808ù&=´°default¾>?Êëøårk808-clkout1rk808-clkout2ù@@@@)@5@AMY@f@s€regulatorsDCDC_REG1�vdd_armœ° q°Ú\Àregulator-state-memòDCDC_REG2�vdd_gpuœ° øPÚÐ pregulator-state-memòDCDC_REG3�vcc_ddrœ°regulator-state-mem DCDC_REG4�vcc_ioœ°Â2Z Ú2Z Vregulator-state-mem 82Z LDO_REG1�vcc_tpœ°Â2Z Ú2Z regulator-state-memòLDO_REG2 �vcca_codecœ°Â2Z Ú2Z regulator-state-mem 82Z LDO_REG3�vdd_10œ°ÂB@ÚB@regulator-state-mem 8B@LDO_REG4�vcc_wlœ°Âw@Úw@regulator-state-mem LDO_REG5 �vccio_sdœ°Âw@Ú2Z V regulator-state-mem 82Z LDO_REG6 �vdd10_lcdœ°ÂB@ÚB@regulator-state-memòLDO_REG7�vcc_18œ°Âw@Úw@VTregulator-state-mem 8w@LDO_REG8 �vcc18_lcdœ°Âw@Úw@regulator-state-memòSWITCH_REG1�vcc_sdœ°regulator-state-memòSWITCH_REG2�vcc_lcdœ°regulator-state-memòi2c@ff660000rockchip,rk3288-i2cùÿf ´=Âi2c5N°default¾A Îdisabledpwm@ff680000rockchip,rk3288-pwmùÿhT°default¾B5_ÂpwmÎokaypwm@ff680010rockchip,rk3288-pwmùÿhT°default¾C5_Âpwm Îdisabledpwm@ff680020rockchip,rk3288-pwmùÿh T°default¾D5_ÂpwmÎokaypwm@ff680030rockchip,rk3288-pwmùÿh0T°default¾E5_Âpwm Îdisabledsram@ff700000 mmio-sramùÿp€~ÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsVpower-controller!rockchip,rk3288-power-controller_Ah× VXpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$sFGHIJKLMNpower-domain@11ù 5ÏopsOPpower-domain@12ù 5ÐÜsQpower-domain@13ù 5ÀsRSreboot-modesyscon-reboot-modez”�RBÃ�RBÛRBà «RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv£5ø·HAÑÝjÒÞk$Ä#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀVsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwV5edp-phyrockchip,rk3288-dp-phy5hÂ24mÙ ÎdisabledVhio-domains"rockchip,rk3288-io-voltage-domainÎokayäîüT  usbphyrockchip,rk3288-usb-phyÎokayusb-phy@320Ùù 5]Âphyclkøý… _phy-resetV;usb-phy@334Ùù45^Âphyclkøýˆ _phy-resetV9usb-phy@348ÙùH5_Âphyclkøý‹ _phy-resetV:watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O Îdisabledsound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹(5TÐ ÂmclkhclkôUùtx ´6°default¾V£5 Îdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰( ´55RÎÂi2s_clki2s_hclkôUUùtxrx°default¾W9T Îdisabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}ÁÂaclkhclksclkapb_pclký® _crypto-rstÎokayiommu@ff900800rockchip,iommuùÿ�@ ´Çiep_mmu5ÊÔ Âaclkifacen Îdisablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´Çisp_mmu5ÍÕ Âaclkifacen{ Îdisabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjÂaclkhclksclk–X ýilm _coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑÂaclk_vopdclk_vophclk_vop–X ýdef _axiahbdclk¤YÎokayportV endpoint@0ù«ZVmendpoint@1ù«[Viendpoint@2ù«\Vcendpoint@3ù«]Vfiommu@ff930300rockchip,iommuùÿ“ ´ Çvopb_mmu5ÅÑ Âaclkiface–X nÎokayVYvop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿ÒÂaclk_vopdclk_vophclk_vop–X ý°±² _axiahbdclk¤^ÎokayportV endpoint@0ù«_Vnendpoint@1ù«`Vjendpoint@2ù«aVdendpoint@3ù«bVgiommu@ff940300rockchip,iommuùÿ” ´ Çvopl_mmu5ÆÒ Âaclkiface–X nÎokayV^mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d Ârefpclk–X £5 Îdisabledportsportendpoint@0ù«cV\endpoint@1ù«dValvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g Âpclk_lvds°lcdc¾e–X £5 Îdisabledportsport@0ùendpoint@0ù«fV]endpoint@1ù«gVbdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icÂdppclklhqdp–X ýo_dp£5 Îdisabledportsport@0ùendpoint@0ù«iV[endpoint@1ù«jV`hdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜ (£5 ´g5hmnÂiahbisfrcec–X Îokay»k°default¾lportsportendpoint@0ù«mVZendpoint@1ù«nV_video-codec@ff9a0000rockchip,rk3288-vpuùÿš´   Çvepuvdpu5ÐÜ Âaclkhclk¤o–X iommu@ff9a0800rockchip,iommuùÿš ´ Çvpu_mmu5ÐÜ Âaclkifacen–X Voiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o Çhevc_mmu5ÏÛ Âaclkifacen Îdisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ Çjobmmugpu5Àp–X  ÎdisabledV2gpu-opp-tableoperating-points-v2Vpopp-100000000iõáp~ðopp-200000000i ëÂp~ðopp-300000000iá£pB@opp-400000000iׄpÈàopp-600000000i#ÃFpÐqos@ffaa0000sysconùÿª VRqos@ffaa0080sysconùÿª€ VSqos@ffad0000sysconùÿ­ VGqos@ffad0100sysconùÿ­ VHqos@ffad0180sysconùÿ­€ VIqos@ffad0400sysconùÿ­ VJqos@ffad0480sysconùÿ­€ VKqos@ffad0500sysconùÿ­ VFqos@ffad0800sysconùÿ­ VLqos@ffad0880sysconùÿ­€ VMqos@ffad0900sysconùÿ­ VNqos@ffae0000sysconùÿ® VQqos@ffaf0000sysconùÿ¯ VOqos@ffaf0080sysconùÿ¯€ VPefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q Âpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400ÇÜ@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ Vpinctrlrockchip,rk3288-pinctrl£5à~gpio0@ff750000rockchip,gpio-bankùÿu ´Q5@íýÇÜV=gpio1@ff780000rockchip,gpio-bankùÿx ´R5AíýÇÜgpio2@ff790000rockchip,gpio-bankùÿy ´S5BíýÇÜgpio3@ff7a0000rockchip,gpio-bankùÿz ´T5CíýÇÜgpio4@ff7b0000rockchip,gpio-bankùÿ{ ´U5DíýÇÜV8gpio5@ff7c0000rockchip,gpio-bankùÿ| ´V5EíýÇÜgpio6@ff7d0000rockchip,gpio-bankùÿ} ´W5FíýÇÜgpio7@ff7e0000rockchip,gpio-bankùÿ~ ´X5GíýÇÜgpio8@ff7f0000rockchip,gpio-bankùÿ ´Y5HíýÇÜhdmihdmi-cec-c0 qVlhdmi-cec-c7 qhdmi-ddc  qqhdmi-ddc-unwedge  rqpcfg-output-lowVrpcfg-pull-up"Vspcfg-pull-down/Vtpcfg-pull-none>Vqpcfg-pull-none-12ma>K Vwsuspendglobal-pwroff qV?ddrio-pwroff qddr0-retention sddr1-retention sedpedp-hpd  ti2c0i2c0-xfer  qqV<i2c1i2c1-xfer  qqV$i2c2i2c2-xfer   q qVAi2c3i2c3-xfer  qqV%i2c4i2c4-xfer  qqV&i2c5i2c5-xfer  qqV'i2s0i2s0-bus` qqqqqqVWlcdclcdc-ctl@ qqqqVesdmmcsdmmc-clk uV sdmmc-cmd vVsdmmc-cd sVsdmmc-bus1 ssdmmc-bus4@ vvvvVsdio0sdio0-bus1 ssdio0-bus4@ sssssdio0-cmd ssdio0-clk qsdio0-cd ssdio0-wp ssdio0-pwr ssdio0-bkpwr ssdio0-int ssdio1sdio1-bus1 ssdio1-bus4@ sssssdio1-cd ssdio1-wp ssdio1-bkpwr ssdio1-int ssdio1-cmd ssdio1-clk qsdio1-pwr  semmcemmc-clk qVemmc-cmd sVemmc-pwr  sVemmc-bus1 semmc-bus4@ ssssemmc-bus8€ ssssssssVspi0spi0-clk  sVspi0-cs0  sVspi0-tx sVspi0-rx sVspi0-cs1 sspi1spi1-clk  sVspi1-cs0  sVspi1-rx sVspi1-tx sVspi2spi2-cs1 sspi2-clk sV spi2-cs0 sV#spi2-rx sV"spi2-tx  sV!uart0uart0-xfer  sqV(uart0-cts sV)uart0-rts quart1uart1-xfer  s qV*uart1-cts  suart1-rts  quart2uart2-xfer  sqV+uart3uart3-xfer  sqV,uart3-cts  suart3-rts  quart4uart4-xfer  sqV-uart4-cts  suart4-rts  qtsadcotp-pin qV3otp-out qV4pwm0pwm0-pin qVBpwm1pwm1-pin qVCpwm2pwm2-pin qVDpwm3pwm3-pin qVEgmacrgmii-pinsð qqqqwwwwqqq wwqqV7rmii-pins  qqqqqqqqqqspdifspdif-tx  qVVpcfg-pull-none-drv-8maKVupcfg-pull-up-drv-8ma"KVvpmicpmic-int sV>vbus_hostusb1-en-oc sVyvbus_typecusb0-en-oc sVzexternal-gmac-clock fixed-clockÕsY@ åclkin_gmacøV6vcc12v-dcin-regulatorregulator-fixed �vcc12v_dcinœ°·Ú·Vxvcc5v0-sys-regulatorregulator-fixed �vcc5v0_sysœ°ÂLK@ÚLK@ZxV@vbus-hostregulator-fixed°default¾y �vbus_hostœZ@e g=vbus-typecregulator-fixed°default¾z �vbus_typecœZ@e g= vccio-flash-regulatorregulator-fixed �vccio_flashÂw@Úw@ZV #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientphandleopp-sharedopp-hzopp-microvoltranges#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvqmmc-supplypinctrl-namespinctrl-0non-removablevmmc-supply#io-channel-cellsdmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-tempinterrupt-namesassigned-clock-parentsclock_in_outphy-modesnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayassigned-clocksphy-supplysnps,reset-gpiophysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-off-in-suspendregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplyflash0-supplygpio1830-supplygpio30-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthvin-supplyenable-active-high