Ð þí¦Ê8œ¨( "œp.firefly,firefly-rk3288-reloadrockchip,rk3288&7Firefly-RK3288-reloadaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbcpu-opp-tableoperating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-312000000u˜¾| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ö opp-1608000000u_Ø"|™pbus simple-busŠdma-controller@ff250000arm,pl330arm,primecellùÿ%@´‘œ·5 Îapb_pclkb dma-controller@ff600000arm,pl330arm,primecellùÿ`@´‘œ·5Á Îapb_pclk Údisableddma-controller@ffb20000arm,pl330arm,primecellùÿ²@´‘œ·5Á Îapb_pclkbgreserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clockán6ñxin24mb timerarm,armv7-timer0´   án65timer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  Îpclktimerdisplay-subsystemrockchip,display-subsystemL mmc@ff0c0000rockchip,rk3288-dw-mshcRðÑ€ 5ÈDrvÎbiuciuciu-driveciu-sample` ´ ùÿ @ý€kresetÚokayw�“¤È¶ÁdefaultÏ Ùåmmc@ff0d0000rockchip,rk3288-dw-mshcRðÑ€ 5ÉEswÎbiuciuciu-driveciu-sample` ´!ùÿ @ý�kresetÚokayw“òÿ ÁdefaultÏ%2?Ùåmmc@ff0e0000rockchip,rk3288-dw-mshcRðÑ€ 5ÊFtxÎbiuciuciu-driveciu-sample` ´"ùÿ@ý‚kreset Údisabledmmc@ff0f0000rockchip,rk3288-dw-mshcRðÑ€ 5ËGuyÎbiuciuciu-driveciu-sample` ´#ùÿ@ýƒkresetÚokayw�¶LY ÁdefaultÏÙåsaradc@ff100000rockchip,saradcùÿ ´$h5I[Îsaradcapb_pclkýW ksaradc-apbÚokayzbŠspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARÎspiclkapb_pclk† ‹txrx ´,ÁdefaultÏ!"#$ùÿ Údisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSÎspiclkapb_pclk† ‹txrx ´-ÁdefaultÏ%&'(ùÿ Údisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTÎspiclkapb_pclk†  ‹txrx ´.ÁdefaultÏ)*+,ùÿ Údisabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>Îi2c5MÁdefaultÏ- Údisabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?Îi2c5OÁdefaultÏ. Údisabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@Îi2c5PÁdefaultÏ/ Údisabledi2c@ff170000rockchip,rk3288-i2cùÿ ´AÎi2c5QÁdefaultÏ0Úokayb}serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7•Ÿ5MUÎbaudclkapb_pclk†  ‹txrxÁdefault Ï123Úokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8•Ÿ5NVÎbaudclkapb_pclk†  ‹txrxÁdefaultÏ4Úokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9•Ÿ5OWÎbaudclkapb_pclkÁdefaultÏ5Úokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:•Ÿ5PXÎbaudclkapb_pclk†  ‹txrxÁdefaultÏ6Úokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;•Ÿ5QYÎbaudclkapb_pclk† ‹txrxÁdefaultÏ7 Údisabledthermal-zonesreserve_thermal¬èˆÐ8cpu_thermal¬dˆÐ8tripscpu_alert0àpìÐôpassiveb9cpu_alert1à$øìÐôpassiveb:cpu_crità_�ìÐ ôcriticalcooling-mapsmap0÷90üÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1÷:0üÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu_thermal¬dˆÐ8tripsgpu_alert0àpìÐôpassiveb;gpu_crità_�ìÐ ôcriticalcooling-mapsmap0÷; ü<ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZÎtsadcapb_pclkýŸ ktsadc-apbÁinitdefaultsleepÏ= >=5?BsÚokayYpb8ethernet@ff290000rockchip,rk3288-gmacùÿ)´‹macirqeth_wake_irq5?85—fgc˜Ä]MÎstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB kstmmacethÚokay›—«@ÂinputÁdefaultÏABCDÏEÚrgmiiã ù'B@ F0'usb@ff500000 generic-ehciùÿP ´5Â0G5usb Údisabledusb@ff520000 generic-ohciùÿR ´)5Â0G5usb Údisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃÎotg?host0H 5usb2-phyGÚokayÁdefaultÏIusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁÎotg?otg^p€€@@ 0J 5usb2-phyÚokayusb@ff5c0000 generic-ehciùÿ\ ´5Ä Údisabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<Îi2c5LÁdefaultÏKÚokayá€syr827@40silergy,syr827Žù@«vdd_cpuº øPÒ™pêþ,,@ALb syr828@41silergy,syr828ŽùA«vdd_gpuº øPÒ™pêALact8846@5aactive-semi,act8846ùZÁdefaultÏMNLdLoLzL…L�LœL¨OregulatorsREG1«vcc_ddrºO€ÒO€êREG2«vcc_ioº2Z Ò2Z êbREG3«vdd_logºÈàÒÈàêREG4«vcc_20º„€Ò„€êbOREG5 «vccio_sdº2Z Ò2Z bREG6 «vdd10_lcdºB@ÒB@êREG7«vcca_18ºw@Òw@êREG8«vcca_33º2Z Ò2Z êbSREG9 «vcca_lanº2Z Ò2Z bEREG10«vdd_10ºB@ÒB@êREG11«vcc_18ºw@Òw@bREG12 «vcc18_lcdºw@Òw@êhym8563@51haoyu,hym8563ùQá€ñxin32k&P´ÁdefaultÏQb�i2c@ff660000rockchip,rk3288-i2cùÿf ´=Îi2c5NÁdefaultÏRÚokayes8328@10everest,es8328´SÀSÌSØS5ÎRÎi2s_hclki2s_clkùpwm@ff680000rockchip,rk3288-pwmùÿhåÁdefaultÏT5_Îpwm Údisabledpwm@ff680010rockchip,rk3288-pwmùÿhåÁdefaultÏU5_Îpwm Údisabledpwm@ff680020rockchip,rk3288-pwmùÿh åÁdefaultÏV5_Îpwm Údisabledpwm@ff680030rockchip,rk3288-pwmùÿh0åÁdefaultÏW5_Îpwm Údisabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controllerð›h« bjpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$XYZ[\]^_`power-domain@11ù 5Ïopabpower-domain@12ù 5ÐÜcpower-domain@13ù 5Àdereboot-modesyscon-reboot-mode ”RBÃRBÃ,RBà pwm0pwm0-pin؃bTpwm1pwm1-pin؃bUpwm2pwm2-pin؃bVpwm3pwm3-pin؃bWgmacrgmii-pinsðØƒƒƒƒ‡‡‡‡ƒƒƒ ‡‡ƒƒbArmii-pins Øƒƒƒƒƒƒƒƒƒƒphy-intØ …bDphy-pmebØ…bCphy-rst؉bBspdifspdif-txØ ƒbhpcfg-output-high )b‰pcfg-pull-up-drv-12mañ  bˆact8846pwr-hold؉bNpmic-vselØ„bMirir-intØ…dvpdvp-pwrØ ƒb—cif-pwrØ ƒb˜hym8563rtc-intØ…bQkeyspwr-keyØ…bŒledspower-led-pin؃bŽwork-led-pin؃b�sdiowifi-enable؃b‘usb_hosthost-vbus-drv؃b”usbhub-rst؉bIusb_otgotg-vbus-drvØ ƒb–memory@0ímemoryù€external-gmac-clock fixed-clockásY@ ñext_gmacb@flash-regulatorregulator-fixed «vcc_flashºw@Òw@Abadc-keys adc-keys 5Š Abuttons Rw@button-recovery lRecovery rh }gpio-keys gpio-keyspower — ¥‹ lGPIO Power rtÁdefaultÏŒir-receivergpio-ir-receiver ¥Pleds gpio-ledsled-0 ¥� lfirefly:blue:powerÁdefaultÏŽ «led-1 ¥� lfirefly:blue:user »rc-feedbackÁdefaultÏ�sdio-pwrseqmmc-pwrseq-simple5� Îext_clockÁdefaultÏ‘ ÑFbsoundsimple-audio-card ÝSPDIFsimple-audio-card,dai-link@1cpu ô’codec ô“spdif-outlinux,spdif-dit÷b“usb-host-regulatorregulator-fixed þ ‹ÁdefaultÏ” «vcc_host_5vºLK@ÒLK@êALvsys-regulatorregulator-fixed«vcc_5vºLK@ÒLK@êþbLsdmmc-regulatorregulator-fixed P ÁdefaultÏ•«vcc_sdº2Z Ò2Z  † Abusb-otg-regulatorregulator-fixed þ ‹ ÁdefaultÏ– «vcc_otg_5vºLK@ÒLK@êALdovdd-1v8-regulatorregulator-fixed þ ‹ ÁdefaultÏ— «dovdd_1v8ºw@Òw@Abfvcc28-dvp-regulatorregulator-fixed þ ‹ ÁdefaultÏ— «vcc28_dvpº*¹€Ò*¹€Aaf_28-regulatorregulator-fixed þ P ÁdefaultϘ «dvdd_1v2ºO€ÒO€Awifi-regulatorregulator-fixed«vbat_wlº2Z Ò2Z Ab #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltranges#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-ddr50mmc-ddr-1_8vmmc-hs200-1_8v#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supplyDVDD-supplyAVDD-supplyPVDD-supplyHPVDD-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltwakeup-sourcegpiospanic-indicatorlinux,default-triggerreset-gpiossimple-audio-card,namesound-daienable-active-highstartup-delay-us