Ð þí¢ 8™(ñ˜à,rockchip,rk3288-evb-act8846rockchip,rk3288&7Rockchip RK3288 EVB ACT8846aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbcpu-opp-tableoperating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-312000000u˜¾| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ö opp-1608000000u_Ø"|™pbus simple-busŠdma-controller@ff250000arm,pl330arm,primecellùÿ%@´‘œ·5 Îapb_pclkbdma-controller@ff600000arm,pl330arm,primecellùÿ`@´‘œ·5Á Îapb_pclk Údisableddma-controller@ffb20000arm,pl330arm,primecellùÿ²@´‘œ·5Á Îapb_pclkbVreserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clockán6ñxin24mb timerarm,armv7-timer0´   án65timer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  Îpclktimerdisplay-subsystemrockchip,display-subsystemL mmc@ff0c0000rockchip,rk3288-dw-mshcRðÑ€ 5ÈDrvÎbiuciuciu-driveciu-sample` ´ ùÿ @ý€kresetÚokayw�“¤È¶ÁdefaultÏ Ùåmmc@ff0d0000rockchip,rk3288-dw-mshcRðÑ€ 5ÉEswÎbiuciuciu-driveciu-sample` ´!ùÿ @ý�kreset Údisabledmmc@ff0e0000rockchip,rk3288-dw-mshcRðÑ€ 5ÊFtxÎbiuciuciu-driveciu-sample` ´"ùÿ@ý‚kreset Údisabledmmc@ff0f0000rockchip,rk3288-dw-mshcRðÑ€ 5ËGuyÎbiuciuciu-driveciu-sample` ´#ùÿ@ýƒkresetÚokayw�¶òÁdefaultÏsaradc@ff100000rockchip,saradcùÿ ´$5I[Îsaradcapb_pclkýW ksaradc-apbÚokaybzspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARÎspiclkapb_pclk  #txrx ´,ÁdefaultÏùÿ Údisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSÎspiclkapb_pclk #txrx ´-ÁdefaultÏ ùÿ Údisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTÎspiclkapb_pclk#txrx ´.ÁdefaultÏ!"#$ùÿ Údisabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>Îi2c5MÁdefaultÏ% Údisabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?Îi2c5OÁdefaultÏ& Údisabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@Îi2c5PÁdefaultÏ' Údisabledi2c@ff170000rockchip,rk3288-i2cùÿ ´AÎi2c5QÁdefaultÏ(Úokaybmserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7-75MUÎbaudclkapb_pclk#txrxÁdefaultÏ)Úokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8-75NVÎbaudclkapb_pclk#txrxÁdefaultÏ*Úokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9-75OWÎbaudclkapb_pclkÁdefaultÏ+Úokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:-75PXÎbaudclkapb_pclk#txrxÁdefaultÏ,Úokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;-75QYÎbaudclkapb_pclk  #txrxÁdefaultÏ-Úokaythermal-zonesreserve_thermalDèZˆh.cpu_thermalDdZˆh.tripscpu_alert0xp„Ðôpassiveb/cpu_alert1x$ø„Ðôpassiveb0cpu_critx_�„Ð ôcriticalcooling-mapsmap0�/0”ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1�00”ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu_thermalDdZˆh.tripsgpu_alert0xp„Ðôpassiveb1gpu_critx_�„Ð ôcriticalcooling-mapsmap0�1 ”2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZÎtsadcapb_pclkýŸ ktsadc-apbÁinitdefaultsleepÏ3£4­3·Í5ÚsÚokayñb.ethernet@ff290000rockchip,rk3288-gmacùÿ)´#macirqeth_wake_irqÍ585—fgc˜Ä]MÎstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB kstmmacethÚokay36>rgmiiGinput T7d z'B@�—Ÿ8ÁdefaultÏ9¶0¿usb@ff500000 generic-ehciùÿP ´5ÂÈ:ÍusbÚokayusb@ff520000 generic-ohciùÿR ´)5ÂÈ:Íusb Údisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃÎotg×hostÈ; Íusb2-phyßÚokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁÎotg×otgö€€@@ È< Íusb2-phy Údisabledusb@ff5c0000 generic-ehciùÿ\ ´5Ä Údisabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<Îi2c5LÁdefaultÏ=Úokayá€syr827@40silergy,syr827&ù@Cvdd_cpuR øPj™p‚–¨>b syr828@41silergy,syr828&ùACvdd_gpuR øPj™p‚¨>brrtc@51haoyu,hym8563ùQ&?´ÁdefaultÏ@ñxin32kact8846@5aactive-semi,act8846ùZÚokay³>¾>É>Ô>ßAë>÷BregulatorsREG1CVCC_DDRRO€jO€‚REG2CVCC_IOR2Z j2Z ‚bAREG3CVDD_LOGR ®`jã`‚REG4CVCC_20R„€j„€‚bBREG5 CVCCIO_SDRw@j2Z ‚bREG6 CVDD10_LCDRB@jB@‚REG7 CVCCA_CODECR2Z j2Z ‚REG8CVCCA_TPR2Z j2Z ‚REG9 CVCCIO_PMUR2Z j2Z ‚REG10CVDD_10RB@jB@‚REG11CVCC_18Rw@jw@‚bREG12 CVCC18_LCDRw@jw@‚i2c@ff660000rockchip,rk3288-i2cùÿf ´=Îi2c5NÁdefaultÏC Údisabledpwm@ff680000rockchip,rk3288-pwmùÿhÁdefaultÏD5_ÎpwmÚokayb}pwm@ff680010rockchip,rk3288-pwmùÿhÁdefaultÏE5_Îpwm Údisabledpwm@ff680020rockchip,rk3288-pwmùÿh ÁdefaultÏF5_Îpwm Údisabledpwm@ff680030rockchip,rk3288-pwmùÿh0ÁdefaultÏG5_Îpwm Údisabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controller�hŸ bYpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$"HIJKLMNOPpower-domain@11ù 5Ïop"QRpower-domain@12ù 5ÐÜ"Spower-domain@13ù 5À"TUreboot-modesyscon-reboot-mode)”0RBÃ?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿO€ h{ÁdefaultÏ|u}B@b~external-gmac-clock fixed-clockásY@ ñext_gmacb8panellg,lp079qx1-sp0vz~ h{Ï„€portsportendpoint�blgpio-keys gpio-keys‘ÁdefaultÏ‚power o?tGPIO Key Powerœ­»dvcc-host-regulatorregulator-fixedÍ _?Ádefaultσ Cvcc_host‚–vcc-phy-regulatorregulator-fixedÍ _?ÁdefaultÏ„Cvcc_phyR2Z j2Z ‚–b6vsys-regulatorregulator-fixedCvcc_sysRLK@jLK@‚–b>sdmmc-regulatorregulator-fixed _{ ÁdefaultÏ…Cvcc_sdR2Z j2Z à† ¨Abvcc-lcdregulator-fixedÍ _{ÁdefaultφCvcc_lcd¨Ab€vcc-wlregulator-fixedÍ _{ ÁdefaultχCvcc_wl¨ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltranges#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us