Ð þíI@8B„(¼BL&rockchip,rk3036-kylinrockchip,rk3036&7Rockchip RK3036 KylinBoardaliases=/i2c@20072000B/i2c@20056000G/i2c@2005a000L/mmc@1021c000R/mmc@10214000X/mmc@10218000^/serial@20060000f/serial@20064000n/serial@20068000v/spi@20074000cpuszrockchip,rk3036-smpcpu@f00ˆcpuarm,cortex-a7”˜Ÿ s€B@°œ@¾Åcpu@f01ˆcpuarm,cortex-a7”˜Åbus simple-busÍpdma@20078000arm,pl330arm,primecell” €@Ôßê¾Â apb_pclkÅarm-pmuarm,cortex-a7-pmuÔLM(display-subsystemrockchip,display-subsystem;timerarm,armv7-timerA0Ô   en6oscillator fixed-clocken6uxin24mˆÅsram@10080000 mmio-sram”  Í smp-sram@0rockchip,rk3066-smp-sram”gpu@10090000"rockchip,rk3036-maliarm,mali-400” 0Ô•gpgpmmupp0ppmmu0¥@µõá¾@@ buscore˜xÊokayÑvop@10118000rockchip,rk3036-vop”€œ Ô+¾ÅdÑaclk_vopdclk_vophclk_vop˜uvw ÝaxiahbdclkéÊokayportÅendpoint@0”ðÅiommu@10118300rockchip,iommu”ƒ Ô+•vop_mmu¾ÅÑ aclkifaceÊokayÅinterrupt-controller@10139000 arm,gic-400 " ”�  À à  Ô Åusb@101800002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2” Ô ¾Áotg3otg;M\€€@@ Êokayusb@101c00002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2” Ô ¾Âotg3hostÊokayethernet@10200000#rockchip,rk3036-emacsnps,arc-emac” @ Ôk ¾Ì˜—hclkmacrefmacclk¥™x�d™rmiiÊokay¢default° º  ¾ Î ethernet-phy@0”Å mmc@102140000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc”!@@e<4`á<4`¾ÈDbiuciuï Ô˜QÝreset Êdisabledú'È9¢default°mmc@102180000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc”!€@á<4` ¾ÉEswbiuciuciu-driveciu-sampleï Ô˜RÝresetÊokayúDQZo…�¢default °ž«¸Åmmc@1021c0000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc”!À@ Ôúe<4`á<4` ¾ËGuybiuciuciu-driveciu-sampleQž9Ó Ørx-txïâ�¢default °˜SÝresetÊokayi2s@10220000(rockchip,rk3036-i2srockchip,rk3066-i2s”"@ Ô3i2s_clki2s_hclk¾RÎÓØtxrx¢default°ïÊokayÅ9clock-controller@20000000rockchip,rk3036-cru” k ˆ¥µ#g¸€Åsyscon@20008000&rockchip,rk3036-grfsysconsimple-mfd” €Å reboot-modesyscon-reboot-mode ØRBà RBÃ.RBà >RBÃacodec-ana@20030000 rk3036-codec” @k  acodec_pclk¾qÊokayhdmi@20034000rockchip,rk3036-inno-hdmi” @@ Ô-¾hpclkk ¢default°Êokayportsport@0”endpointðÅport@1”timer@20044000,rockchip,rk3036-timerrockchip,rk3288-timer” @  Ô ¾a timerpclkpwm@20050000(rockchip,rk3036-pwmrockchip,rk2928-pwm” J¾^pwm¢default° Êdisabledpwm@20050010(rockchip,rk3036-pwmrockchip,rk2928-pwm” J¾^pwm¢default° Êdisabledpwm@20050020(rockchip,rk3036-pwmrockchip,rk2928-pwm”  J¾^pwm¢default°  Êdisabledpwm@20050030(rockchip,rk3036-pwmrockchip,rk2928-pwm” 0J¾^pwm¢default°! Êdisabledi2c@20056000(rockchip,rk3036-i2crockchip,rk3288-i2c” ` Ôi2c¾M¢default°"Êokaye€pmic@1brockchip,rk808”& Ô¢default°#$Uvˆuxin32krk808-clkout2„%�%œ%¨%´%À%Ì&Ø'ä'ñ%þ' (regulatorsDCDC_REG1,> q°V™pnvdd_armregulator-state-mem}DCDC_REG2,> øPVÐnvdd_gpuÅregulator-state-mem–®B@DCDC_REG3,nvcc_ddrregulator-state-mem–DCDC_REG4,>2Z V2Z nvcc_ioÅ'regulator-state-mem–®2Z LDO_REG1,>2Z V2Z  nvccio_pmuÅ(regulator-state-mem–®2Z LDO_REG2,>2Z V2Z nvcc_tpregulator-state-mem}LDO_REG3,>B@VB@nvdd_10regulator-state-mem–®B@LDO_REG4,>w@Vw@ nvcc18_lcdregulator-state-mem–®w@LDO_REG5,>w@V2Z  nvccio_sdregulator-state-mem–®2Z LDO_REG6,>w@V&% nvout5regulator-state-mem–®w@LDO_REG7,>w@Vw@nvcc_18Å&regulator-state-mem–®w@LDO_REG8,>w@Vw@ nvcca_codecregulator-state-mem–®w@SWITCH_REG1,nvcc_wlregulator-state-mem–SWITCH_REG2,nvcc_lcdregulator-state-mem–i2c@2005a000(rockchip,rk3036-i2crockchip,rk3288-i2c”   Ôi2c¾N¢default°)Êokayrt5616@1brt5616”¾qmclkïÅ:serial@20060000&rockchip,rk3036-uartsnps,dw-apb-uart”  ÔÊÔen6¾MUbaudclkapb_pclk¢default °*+,Êokayserial@20064000&rockchip,rk3036-uartsnps,dw-apb-uart” @ ÔÊÔen6¾NVbaudclkapb_pclk¢default°- Êdisabledserial@20068000&rockchip,rk3036-uartsnps,dw-apb-uart” € ÔÊÔen6¾OWbaudclkapb_pclk¢default°.Êokayi2c@20072000(rockchip,rk3036-i2crockchip,rk3288-i2c”   Ôi2c¾L¢default°/ Êdisabledspi@20074000rockchip,rockchip-spi” @ Ô¾RAapb-pclkspi_pclkÓ Øtxrx¢default°0123 Êdisabledpinctrlrockchip,rk3036-pinctrlk Ígpio0@2007c000rockchip,gpio-bank” À Ô$¾@áñ "Å8gpio1@20080000rockchip,gpio-bank”  Ô%¾Aáñ "gpio2@20084000rockchip,gpio-bank” @ Ô&¾Báñ "Å pcfg_pull_defaultýÅ5pcfg-pull-noneÅ4pwm0pwm0-pin 4Åpwm1pwm1-pin 4Åpwm2pwm2-pin 4Å pwm3pwm3-pin 4Å!sdmmcsdmmc-clk 4Åsdmmc-cmd 5Åsdmmc-cd 5Åsdmmc-bus1 5sdmmc-bus4@ 5555Åsdmmc-pwr 4sdiosdio-bus1 5sdio-bus4@ 5 5 55Åsdio-cmd 5Åsdio-clk 4Åbt-wake-h 5Å7emmcemmc-clk 4Åemmc-cmd 5Åemmc-bus8€ 55555555Åemacemac-xfer€  5 5555555Å emac-mdio   55Å i2c0i2c0-xfer  44Å/i2c1i2c1-xfer  44Å"i2c2i2c2-xfer  44Å)i2si2s-bus` 555555Åhdmihdmi-ctl@ 4 4 4 4Åuart0uart0-xfer  54Å*uart0-cts 5Å+uart0-rts 4Å,uart1uart1-xfer  54Å-uart2uart2-xfer  54Å.spi-pinsspi-txd 5Å0spi-rxd 5Å1spi-clk 5Å2spi-cs0 5Å3spi-cs1 5ledsled-ctl 4Å6pmicpmic-int 5Å#suspendglobal-pwroff 4Å$memory@60000000ˆmemory”` gpio-leds gpio-ledsled-0 È .kylin:red:led¢default°6sdio-pwrseqmmc-pwrseq-simple¢default°7$Â88 Åsoundsimple-audio-card4i2sMrockchip,rt5616-codecd4~MicrophoneMicrophone JackHeadphoneHeadphone Jackk˜MIC1Microphone JackMIC2Microphone JackMicrophone Jackmicbias1Headphone JackHPOLHeadphone JackHPORsimple-audio-card,cpu²9simple-audio-card,codec²:vsys-regulatorregulator-fixednvcc_sys>LK@VLK@,Å% #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2mshc0mshc1mshc2serial0serial1serial2spienable-methoddevice_typeregresetsoperating-pointsclock-latencyclocksphandlerangesinterrupts#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesinterrupt-affinityportsarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsinterrupt-namesassigned-clocksassigned-clock-ratesstatusmali-supplyreset-namesiommusremote-endpoint#iommu-cellsinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,grfassigned-clock-parentsmax-speedphy-modepinctrl-namespinctrl-0phyphy-reset-gpiosphy-reset-durationmax-frequencyfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpcap-sdio-irqrockchip,default-sample-phasekeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104dmasdma-namesmmc-ddr-1_8v#sound-dai-cells#reset-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#pwm-cellsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltreg-shiftreg-io-widthgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinslabelsimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-dai