Ð þíö×8îP(‡î%ti,omap3430-sdpti,omap3430ti,omap3 +7TI OMAP3430 SDPchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpuƒŠcpu–“सÇÿpmu@54000000arm,cortex-a8-pmuT€ÏÚdebugsssocti,omap-inframpu ti,omap3-mpuÚmpuiva ti,iva2.2Úivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bushÏ +äÚl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ äHscm@2000ti,omap3-scmsimple-bus + ä pinmux@30 ti,omap3-padconfpinctrl-single08+ëú  >ÿpinmux_twl4030_pins[°AÇäscm_conf@270sysconsimple-busp0+ äp0Çpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap°opbias_mmc_omap2430vpbias_mmc_omap2430…w@�-ÆÀÇêclocks+mcbsp5_mux_fck@68µti,composite-mux-clockƒÂhÇmcbsp5_fckµti,composite-clockƒÇòmcbsp1_mux_fck@4µti,composite-mux-clockƒÂÇ mcbsp1_fckµti,composite-clockƒ Çímcbsp2_mux_fck@4µti,composite-mux-clockƒ ÂÇ mcbsp2_fckµti,composite-clockƒ Çïmcbsp3_mux_fck@68µti,composite-mux-clockƒ hÇmcbsp3_fckµti,composite-clockƒÇðmcbsp4_mux_fck@68µti,composite-mux-clockƒ ÂhÇmcbsp4_fckµti,composite-clockƒÇñclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+ëú  >ÿpinmux_twl4030_vpins [Çåtarget-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `LÏrevsyscsyssÙ æôƒŠick+ äH ` aes1@0 ti,omap3-aesPÏ  txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLÏrevsyscsyssÙ æôƒŠick+ äH P aes2@0 ti,omap3-aesPÏABtxrxprm@48306000 ti,omap3-prmH0`@Ï clocks+virt_16_8m_ckµ fixed-clockYÇosc_sys_ck@d40µ ti,mux-clockƒ @Çsys_ck@1270µti,divider-clockƒÂ p+Ç sys_clkout1@d70µti,gate-clockƒ pÂdpll3_x2_ckµfixed-factor-clockƒBMdpll3_m2x2_ckµfixed-factor-clockƒBMÇdpll4_x2_ckµfixed-factor-clockƒBMcorex2_fckµfixed-factor-clockƒBMÇ!wkup_l4_ickµfixed-factor-clockƒ BMÇPcorex2_d3_fckµfixed-factor-clockƒ!BMLJcorex2_d5_fckµfixed-factor-clockƒ!BMLjclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclkµ fixed-clockomap_32k_fckµ fixed-clock€ÇBvirt_12m_ckµ fixed-clock·Çvirt_13m_ckµ fixed-clockÆ]@Çvirt_19200000_ckµ fixed-clock$øÇvirt_26000000_ckµ fixed-clockŒº€Çvirt_38_4m_ckµ fixed-clockIðÇdpll4_ck@d00µti,omap3-dpll-per-clockƒ  D 0Çdpll4_m2_ck@d48µti,divider-clockƒ ? H+Ç"dpll4_m2x2_mul_ckµfixed-factor-clockƒ"BMÇ#dpll4_m2x2_ck@d00µti,gate-clockƒ# WÇ$omap_96m_alwon_fckµfixed-factor-clockƒ$BMÇ+dpll3_ck@d00µti,omap3-dpll-core-clockƒ  @ 0Çdpll3_m3_ck@1140µti,divider-clockƒÂ @+Ç%dpll3_m3x2_mul_ckµfixed-factor-clockƒ%BMÇ&dpll3_m3x2_ck@d00µti,gate-clockƒ&  WÇ'emu_core_alwon_ckµfixed-factor-clockƒ'BMÇdsys_altclkµ fixed-clockÇ0mcbsp_clksµ fixed-clockÇdpll3_m2_ck@d40µti,divider-clockƒÂ  @+Çcore_ckµfixed-factor-clockƒBMÇ(dpll1_fck@940µti,divider-clockƒ(  @+Ç)dpll1_ck@904µti,omap3-dpll-clockƒ )  $ @ 4Çdpll1_x2_ckµfixed-factor-clockƒBMÇ*dpll1_x2m2_ck@944µti,divider-clockƒ*  D+Ç>cm_96m_fckµfixed-factor-clockƒ+BMÇ,omap_96m_fck@d40µ ti,mux-clockƒ,  @ÇGdpll4_m3_ck@e40µti,divider-clockƒÂ @+Ç-dpll4_m3x2_mul_ckµfixed-factor-clockƒ-BMÇ.dpll4_m3x2_ck@d00µti,gate-clockƒ. WÇ/omap_54m_fck@d40µ ti,mux-clockƒ/0 @Ç:cm_96m_d2_fckµfixed-factor-clockƒ,BMÇ1omap_48m_fck@d40µ ti,mux-clockƒ10 @Ç2omap_12m_fckµfixed-factor-clockƒ2BMÇIdpll4_m4_ck@e40µti,divider-clockƒ @+Ç3dpll4_m4x2_mul_ckµti,fixed-factor-clockƒ3m{ˆÇ4dpll4_m4x2_ck@d00µti,gate-clockƒ4 WˆÇ‹dpll4_m5_ck@f40µti,divider-clockƒ ?@+Ç5dpll4_m5x2_mul_ckµti,fixed-factor-clockƒ5m{ˆÇ6dpll4_m5x2_ck@d00µti,gate-clockƒ6 WˆÇldpll4_m6_ck@1140µti,divider-clockƒÂ ?@+Ç7dpll4_m6x2_mul_ckµfixed-factor-clockƒ7BMÇ8dpll4_m6x2_ck@d00µti,gate-clockƒ8 WÇ9emu_per_alwon_ckµfixed-factor-clockƒ9BMÇeclkout2_src_gate_ck@d70µ ti,composite-no-wait-gate-clockƒ( pÇ;clkout2_src_mux_ck@d70µti,composite-mux-clockƒ( ,: pÇ<clkout2_src_ckµti,composite-clockƒ;<Ç=sys_clkout2@d70µti,divider-clockƒ= @ p›mpu_ckµfixed-factor-clockƒ>BMÇ?arm_fck@924µti,divider-clockƒ? $ emu_mpu_alwon_ckµfixed-factor-clockƒ?BMÇfl3_ick@a40µti,divider-clockƒ(  @+Ç@l4_ick@a40µti,divider-clockƒ@  @+ÇArm_ick@c40µti,divider-clockƒA  @+gpt10_gate_fck@a00µti,composite-gate-clockƒ   ÇCgpt10_mux_fck@a40µti,composite-mux-clockƒB  @ÇDgpt10_fckµti,composite-clockƒCDgpt11_gate_fck@a00µti,composite-gate-clockƒ   ÇEgpt11_mux_fck@a40µti,composite-mux-clockƒB  @ÇFgpt11_fckµti,composite-clockƒEFcore_96m_fckµfixed-factor-clockƒGBMÇmmchs2_fck@a00µti,wait-gate-clockƒ ÂǶmmchs1_fck@a00µti,wait-gate-clockƒ ÂÇ·i2c3_fck@a00µti,wait-gate-clockƒ ÂǸi2c2_fck@a00µti,wait-gate-clockƒ Âǹi2c1_fck@a00µti,wait-gate-clockƒ ÂǺmcbsp5_gate_fck@a00µti,composite-gate-clockƒ  Çmcbsp1_gate_fck@a00µti,composite-gate-clockƒ  Ç core_48m_fckµfixed-factor-clockƒ2BMÇHmcspi4_fck@a00µti,wait-gate-clockƒH ÂÇ»mcspi3_fck@a00µti,wait-gate-clockƒH ÂǼmcspi2_fck@a00µti,wait-gate-clockƒH Âǽmcspi1_fck@a00µti,wait-gate-clockƒH ÂǾuart2_fck@a00µti,wait-gate-clockƒH ÂÇ¿uart1_fck@a00µti,wait-gate-clockƒH  ÇÀcore_12m_fckµfixed-factor-clockƒIBMÇJhdq_fck@a00µti,wait-gate-clockƒJ ÂÇÁcore_l3_ickµfixed-factor-clockƒ@BMÇKsdrc_ick@a10µti,wait-gate-clockƒK ÂÇŒgpmc_fckµfixed-factor-clockƒKBMcore_l4_ickµfixed-factor-clockƒABMÇLmmchs2_ick@a10µti,omap3-interface-clockƒL ÂÇÂmmchs1_ick@a10µti,omap3-interface-clockƒL ÂÇÃhdq_ick@a10µti,omap3-interface-clockƒL ÂÇÄmcspi4_ick@a10µti,omap3-interface-clockƒL ÂÇÅmcspi3_ick@a10µti,omap3-interface-clockƒL ÂÇÆmcspi2_ick@a10µti,omap3-interface-clockƒL ÂÇÇmcspi1_ick@a10µti,omap3-interface-clockƒL ÂÇÈi2c3_ick@a10µti,omap3-interface-clockƒL ÂÇÉi2c2_ick@a10µti,omap3-interface-clockƒL ÂÇÊi2c1_ick@a10µti,omap3-interface-clockƒL ÂÇËuart2_ick@a10µti,omap3-interface-clockƒL ÂÇÌuart1_ick@a10µti,omap3-interface-clockƒL  ÇÍgpt11_ick@a10µti,omap3-interface-clockƒL  ÇÎgpt10_ick@a10µti,omap3-interface-clockƒL  ÇÏmcbsp5_ick@a10µti,omap3-interface-clockƒL  ÇÐmcbsp1_ick@a10µti,omap3-interface-clockƒL  ÇÑomapctrl_ick@a10µti,omap3-interface-clockƒL ÂÇÒdss_tv_fck@e00µti,gate-clockƒ:ÂDZdss_96m_fck@e00µti,gate-clockƒGÂDzdss2_alwon_fck@e00µti,gate-clockƒ Âdzdummy_ckµ fixed-clockgpt1_gate_fck@c00µti,composite-gate-clockƒ  ÇMgpt1_mux_fck@c40µti,composite-mux-clockƒB  @ÇNgpt1_fckµti,composite-clockƒMNÇóaes2_ick@a10µti,omap3-interface-clockƒL Çwkup_32k_fckµfixed-factor-clockƒBBMÇOgpio1_dbck@c00µti,gate-clockƒO ÂǨsha12_ick@a10µti,omap3-interface-clockƒL ÂÇÓwdt2_fck@c00µti,wait-gate-clockƒO ÂÇ©wdt2_ick@c10µti,omap3-interface-clockƒP ÂǪwdt1_ick@c10µti,omap3-interface-clockƒP ÂÇ«gpio1_ick@c10µti,omap3-interface-clockƒP ÂǬomap_32ksync_ick@c10µti,omap3-interface-clockƒP ÂÇ­gpt12_ick@c10µti,omap3-interface-clockƒP ÂÇ®gpt1_ick@c10µti,omap3-interface-clockƒP Âǯper_96m_fckµfixed-factor-clockƒ+BMÇ per_48m_fckµfixed-factor-clockƒ2BMÇQuart3_fck@1000µti,wait-gate-clockƒQ ÇŽgpt2_gate_fck@1000µti,composite-gate-clockƒ ÂÇRgpt2_mux_fck@1040µti,composite-mux-clockƒB @ÇSgpt2_fckµti,composite-clockƒRSÇôgpt3_gate_fck@1000µti,composite-gate-clockƒ ÂÇTgpt3_mux_fck@1040µti,composite-mux-clockƒB Â@ÇUgpt3_fckµti,composite-clockƒTUgpt4_gate_fck@1000µti,composite-gate-clockƒ ÂÇVgpt4_mux_fck@1040µti,composite-mux-clockƒB Â@ÇWgpt4_fckµti,composite-clockƒVWgpt5_gate_fck@1000µti,composite-gate-clockƒ ÂÇXgpt5_mux_fck@1040µti,composite-mux-clockƒB Â@ÇYgpt5_fckµti,composite-clockƒXYgpt6_gate_fck@1000µti,composite-gate-clockƒ ÂÇZgpt6_mux_fck@1040µti,composite-mux-clockƒB Â@Ç[gpt6_fckµti,composite-clockƒZ[gpt7_gate_fck@1000µti,composite-gate-clockƒ ÂÇ\gpt7_mux_fck@1040µti,composite-mux-clockƒB Â@Ç]gpt7_fckµti,composite-clockƒ\]gpt8_gate_fck@1000µti,composite-gate-clockƒ  Ç^gpt8_mux_fck@1040µti,composite-mux-clockƒB Â@Ç_gpt8_fckµti,composite-clockƒ^_gpt9_gate_fck@1000µti,composite-gate-clockƒ  Ç`gpt9_mux_fck@1040µti,composite-mux-clockƒB Â@Çagpt9_fckµti,composite-clockƒ`aper_32k_alwon_fckµfixed-factor-clockƒBBMÇbgpio6_dbck@1000µti,gate-clockƒbÂÇ�gpio5_dbck@1000µti,gate-clockƒbÂÇ�gpio4_dbck@1000µti,gate-clockƒbÂÇ‘gpio3_dbck@1000µti,gate-clockƒbÂÇ’gpio2_dbck@1000µti,gate-clockƒb Ç“wdt3_fck@1000µti,wait-gate-clockƒb Ç”per_l4_ickµfixed-factor-clockƒABMÇcgpio6_ick@1010µti,omap3-interface-clockƒcÂÇ•gpio5_ick@1010µti,omap3-interface-clockƒcÂÇ–gpio4_ick@1010µti,omap3-interface-clockƒcÂÇ—gpio3_ick@1010µti,omap3-interface-clockƒcÂǘgpio2_ick@1010µti,omap3-interface-clockƒc Ç™wdt3_ick@1010µti,omap3-interface-clockƒc Çšuart3_ick@1010µti,omap3-interface-clockƒc Ç›uart4_ick@1010µti,omap3-interface-clockƒcÂÇœgpt9_ick@1010µti,omap3-interface-clockƒc Ç�gpt8_ick@1010µti,omap3-interface-clockƒc Çžgpt7_ick@1010µti,omap3-interface-clockƒcÂÇŸgpt6_ick@1010µti,omap3-interface-clockƒcÂÇ gpt5_ick@1010µti,omap3-interface-clockƒcÂÇ¡gpt4_ick@1010µti,omap3-interface-clockƒcÂÇ¢gpt3_ick@1010µti,omap3-interface-clockƒcÂÇ£gpt2_ick@1010µti,omap3-interface-clockƒcÂǤmcbsp2_ick@1010µti,omap3-interface-clockƒcÂÇ¥mcbsp3_ick@1010µti,omap3-interface-clockƒcÂǦmcbsp4_ick@1010µti,omap3-interface-clockƒcÂǧmcbsp2_gate_fck@1000µti,composite-gate-clockƒÂÇ mcbsp3_gate_fck@1000µti,composite-gate-clockƒÂÇmcbsp4_gate_fck@1000µti,composite-gate-clockƒÂÇemu_src_mux_ck@1140µ ti,mux-clockƒ def@Çgemu_src_ckµti,clkdm-gate-clockƒgÇhpclk_fck@1140µti,divider-clockƒh @+pclkx2_fck@1140µti,divider-clockƒh @+atclk_fck@1140µti,divider-clockƒh @+traceclk_src_fck@1140µ ti,mux-clockƒ defÂ@Çitraceclk_fck@1140µti,divider-clockƒi  @+secure_32k_fckµ fixed-clock€Çjgpt12_fckµfixed-factor-clockƒjBMÇõwdt1_fckµfixed-factor-clockƒjBMsecurity_l4_ick2µfixed-factor-clockƒABMÇkaes1_ick@a14µti,omap3-interface-clockƒk Çrng_ick@a14µti,omap3-interface-clockƒk ÂÇîsha11_ick@a14µti,omap3-interface-clockƒk Âdes1_ick@a14µti,omap3-interface-clockƒk Âcam_mclk@f00µti,gate-clockƒlˆcam_ick@f10µ!ti,omap3-no-wait-interface-clockƒAÂÇÚcsi2_96m_fck@f00µti,gate-clockƒÂÇÛsecurity_l3_ickµfixed-factor-clockƒ@BMÇmpka_ick@a14µti,omap3-interface-clockƒm Âicr_ick@a10µti,omap3-interface-clockƒL Âdes2_ick@a10µti,omap3-interface-clockƒL Âmspro_ick@a10µti,omap3-interface-clockƒL Âmailboxes_ick@a10µti,omap3-interface-clockƒL Âssi_l4_ickµfixed-factor-clockƒABMÇtsr1_fck@c00µti,wait-gate-clockƒ  ÂÇûsr2_fck@c00µti,wait-gate-clockƒ  ÂÇúsr_l4_ickµfixed-factor-clockƒABMdpll2_fck@40µti,divider-clockƒ( @+Çndpll2_ck@4µti,omap3-dpll-clockƒ n$@4±ÃËÇodpll2_m2_ck@44µti,divider-clockƒo D+Çpiva2_ck@0µti,wait-gate-clockƒpÂÇÜmodem_fck@a00µti,omap3-interface-clockƒ  ÂÇÝsad2d_ick@a10µti,omap3-interface-clockƒ@ ÂÇÞmad2d_ick@a18µti,omap3-interface-clockƒ@ ÂÇßmspro_fck@a00µti,wait-gate-clockƒ Âssi_ssr_gate_fck_3430es2@a00µ ti,composite-no-wait-gate-clockƒ! Çqssi_ssr_div_fck_3430es2@a40µti,composite-divider-clockƒ! @$ßÇrssi_ssr_fck_3430es2µti,composite-clockƒqrÇsssi_sst_fck_3430es2µfixed-factor-clockƒsBMÇ÷hsotgusb_ick_3430es2@a10µ"ti,omap3-hsotgusb-interface-clockƒK ÂÇ�ssi_ick_3430es2@a10µti,omap3-ssi-interface-clockƒt ÂÇøusim_gate_fck@c00µti,composite-gate-clockƒG  Çsys_d2_ckµfixed-factor-clockƒ BMÇvomap_96m_d2_fckµfixed-factor-clockƒGBMÇwomap_96m_d4_fckµfixed-factor-clockƒGBMÇxomap_96m_d8_fckµfixed-factor-clockƒGBMÇyomap_96m_d10_fckµfixed-factor-clockƒGBM Çzdpll5_m2_d4_ckµfixed-factor-clockƒuBMÇ{dpll5_m2_d8_ckµfixed-factor-clockƒuBMÇ|dpll5_m2_d16_ckµfixed-factor-clockƒuBMÇ}dpll5_m2_d20_ckµfixed-factor-clockƒuBMÇ~usim_mux_fck@c40µti,composite-mux-clock(ƒ vwxyz{|}~ @+Ç€usim_fckµti,composite-clockƒ€usim_ick@c10µti,omap3-interface-clockƒP  ǰdpll5_ck@d04µti,omap3-dpll-clockƒ   $ L 4±ÃÇ�dpll5_m2_ck@d50µti,divider-clockƒ�  P+Çusgx_gate_fck@b00µti,composite-gate-clockƒ( ljcore_d3_ckµfixed-factor-clockƒ(BMÇ‚core_d4_ckµfixed-factor-clockƒ(BMǃcore_d6_ckµfixed-factor-clockƒ(BMÇ„omap_192m_alwon_fckµfixed-factor-clockƒ$BMÇ…core_d2_ckµfixed-factor-clockƒ(BMdžsgx_mux_fck@b40µti,composite-mux-clock ƒ‚ƒ„,…†‡ˆ @ÇŠsgx_fckµti,composite-clockƒ‰ŠÇüsgx_ick@b10µti,wait-gate-clockƒ@ ÂÇàcpefuse_fck@a08µti,gate-clockƒ  ÂÇÔts_fck@a08µti,gate-clockƒB ÂÇÕusbtll_fck@a08µti,wait-gate-clockƒu ÂÇÖusbtll_ick@a18µti,omap3-interface-clockƒL ÂÇ×mmchs3_ick@a10µti,omap3-interface-clockƒL ÂÇØmmchs3_fck@a00µti,wait-gate-clockƒ ÂÇÙdss1_alwon_fck_3430es2@e00µti,dss-gate-clockƒ‹ÂˆÇ´dss_ick_3430es2@e10µti,omap3-dss-interface-clockƒAÂǵusbhost_120m_fck@1400µti,gate-clockƒuÂÇáusbhost_48m_fck@1400µti,dss-gate-clockƒ2ÂÇâusbhost_ick@1410µti,omap3-dss-interface-clockƒAÂÇãclockdomainscore_l3_clkdmti,clockdomainƒŒ�dpll3_clkdmti,clockdomainƒdpll1_clkdmti,clockdomainƒper_clkdmti,clockdomainhƒŽ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§emu_clkdmti,clockdomainƒhdpll4_clkdmti,clockdomainƒwkup_clkdmti,clockdomain$ƒ¨©ª«¬­®¯°dss_clkdmti,clockdomainƒ±²³´µcore_l4_clkdmti,clockdomain”ƒ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙcam_clkdmti,clockdomainƒÚÛiva2_clkdmti,clockdomainƒÜdpll2_clkdmti,clockdomainƒod2d_clkdmti,clockdomain ƒÝÞßdpll5_clkdmti,clockdomainƒ�sgx_clkdmti,clockdomainƒàusbhost_clkdmti,clockdomain ƒáâãtarget-module@48320000ti,sysc-omap2ti,syscH2H2 ÏrevsyscæƒO­Šfckick+ äH2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc úH Çtarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(ÏrevsyscsyssÙ# ë æôƒKŠick+ äH`dma-controller@0ti,omap3430-sdmati,omap-sdmaÏ ù `Çgpio@48310000ti,omap3-gpioH1ÏÚgpio10@ úgpio@49050000ti,omap3-gpioIÏÚgpio20@ úgpio@49052000ti,omap3-gpioI ÏÚgpio30@ úgpio@49054000ti,omap3-gpioI@Ï Úgpio40@ úgpio@49056000ti,omap3-gpioI`Ï!Úgpio50@ úgpio@49058000ti,omap3-gpioI€Ï"Úgpio60@ úserial@4806a000ti,omap3-uartH  LH12txrxÚuart1Ülserial@4806c000ti,omap3-uartHÀLI34txrxÚuart2Ülserial@49020000ti,omap3-uartILJ56txrxÚuart3Üli2c@48070000 ti,omap3-i2cH€Ï8txrx+Úi2c1'¬@twl@48HÏ ti,twl4030 ú`defaultnäårtcti,twl4030-rtcÏ bciti,twl4030-bciÏ xæ†ç ’vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1… 'À� regulator-vdacti,twl4030-vdac…w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1…:��0°Çëregulator-vmmc2ti,twl4030-vmmc2…:��0°regulator-vusb1v5ti,twl4030-vusb1v5Çèregulator-vusb1v8ti,twl4030-vusb1v8Çéregulator-vusb3v1ti,twl4030-vusb3v1Çæregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2…w@�w@regulator-vsimti,twl4030-vsim…w@�-ÆÀÇìgpioti,twl4030-gpio0@ útwl4030-usbti,twl4030-usbÏ £è±é¿æÍÖpwmti,twl4030-pwmápwmledti,twl4030-pwmledápwrbuttonti,twl4030-pwrbuttonÏkeypadti,twl4030-keypadÏìümadcti,twl4030-madcÏÇçi2c@48072000 ti,omap3-i2cH €Ï9txrx+Úi2c2i2c@48060000 ti,omap3-i2cH€Ï=txrx+Úi2c3mailbox@48094000ti,omap3-mailboxÚmailboxH @Ï!-?dsp Q \spi@48098000ti,omap2-mcspiH €ÏA+Úmcspi1g@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH  ÏB+Úmcspi2g +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH €Ï[+Úmcspi3g tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH  Ï0+Úmcspi4gFGtx0rx01w@480b2000 ti,omap3-1wH Ï:Úhdq1wmmc@4809c000ti,omap3-hsmmcH ÀÏSÚmmc1u=>txrx‚ê�ë›ì¨mmc@480b4000ti,omap3-hsmmcH @ÏVÚmmc2/0txrx ²disabledmmc@480ad000ti,omap3-hsmmcH ÐÏ^Úmmc3MNtxrx ²disabledmmu@480bd400¹ti,omap2-iommuH Ô€ÏÚmmu_ispÆÇùmmu@5d000000¹ti,omap2-iommu]€ÏÚmmu_iva ²disabledwdt@48314000 ti,omap3-wdtH1@€ Úwd_timer2mcbsp@48074000ti,omap3-mcbspH@ÿÏmpu Ï;< Öcommontxrxæ€Úmcbsp1 txrxƒíŠfck ²disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H DÏrevsyscsyssÙæôƒîŠick+ äH rng@0 ti,omap2-rng Ï4mcbsp@49022000ti,omap3-mcbspI ÿI€ÿ ÏmpusidetoneÏ>?ÖcommontxrxsidetoneæÚmcbsp2mcbsp2_sidetone!"txrxƒï¥Šfckick ²disabledmcbsp@49024000ti,omap3-mcbspI@ÿI ÿ ÏmpusidetoneÏYZÖcommontxrxsidetoneæ€Úmcbsp3mcbsp3_sidetonetxrxƒð¦Šfckick ²disabledmcbsp@49026000ti,omap3-mcbspI`ÿÏmpu Ï67 Öcommontxrxæ€Úmcbsp4txrxƒñŠfckõ ²disabledmcbsp@48096000ti,omap3-mcbspH `ÿÏmpu ÏQR Öcommontxrxæ€Úmcbsp5txrxƒòŠfck ²disabledsham@480c3000ti,omap3-shamÚshamH 0dÏ1Erxtarget-module@48318000ti,sysc-omap2-timerti,syscH1€H1€H1€ÏrevsyscsyssÙ' æôƒó¯Šfckick+ äH1€timer@0ti,omap3430-timer€ƒóŠfckÏ%%4óDBtarget-module@49032000ti,sysc-omap2-timerti,syscI I I ÏrevsyscsyssÙ' æôƒô¤Šfckick+ äI timer@0ti,omap3430-timerÏ&timer@49034000ti,omap3430-timerI@Ï'Útimer3timer@49036000ti,omap3430-timerI`Ï(Útimer4timer@49038000ti,omap3430-timerI€Ï)Útimer5[timer@4903a000ti,omap3430-timerI Ï*Útimer6[timer@4903c000ti,omap3430-timerIÀÏ+Útimer7[timer@4903e000ti,omap3430-timerIàÏ,Útimer8h[timer@49040000ti,omap3430-timerIÏ-Útimer9htimer@48086000ti,omap3430-timerH`Ï.Útimer10htimer@48088000ti,omap3430-timerH€Ï/Útimer11htarget-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@ÏrevsyscsyssÙ' æôƒõ®Šfckick+ äH0@timer@0ti,omap3430-timerÏ_%uusbhstll@48062000 ti,usbhs-tllH ÏN Úusb_tll_hsusbhshost@48064000ti,usbhs-hostH@ Úusb_host_hs+äohci@48064400ti,ohci-omap3HDÏL…ehci@48064800 ti,ehci-omapHHÏMgpmc@6e000000ti,omap3430-gpmcÚgpmcnÐÏrxtx�©+ ú0@0ä( Çönor@0,0 cfi-flash»intel,pf48f6000m0y1be+ ÊÕçõºº (0;0N6\¨k6y¨ˆº™ºªr¹Ó êZº.Hpartition@0bbootloader-norpartition@40000 bparams-norpartition@80000 bkernel-nor partition@280000bfilesystem-nor$Ønand@1,0ti,omap2-nand  öÏ»micron,mt29f1g08abb+hswxçõ$$(;$N\0kyˆH™Hª6partition@0 bxloader-nandpartition@80000bbootloader-nandpartition@1c0000 bparams-nand partition@280000 bkernel-nand(Ppartition@780000bfilesystem-nandxˆonenand@2,0»samsung,kfm2g16q2m-deb8+ti,omap2-onenand ‡ÕçõTH(;N\Tky*ˆl™`ªNpartition@0bxloader-onenandpartition@80000bbootloader-onenandpartition@c0000bparams-onenand partition@e0000bkernel-onenand partition@2e0000bfilesystem-onenand.Òusb_otg_hs@480ab000ti,omap3-musbH °Ï\]Ömcdma Úusb_otg_hs™¤¬ dss@48050000 ti,omap3-dssH ²disabled Údss_coreƒ´Šfck+ädispc@48050400ti,omap3-dispcHÏ Údss_dispcƒ´Šfckencoder@4804fc00 ti,omap3-dsiHüHþ@Hÿ ÏprotophypllÏ ²disabled Údss_dsi1ƒ´³ Šfcksys_clk+encoder@48050800ti,omap3-rfbiH ²disabled Údss_rfbiƒ´µŠfckickencoder@48050c00ti,omap3-vencH  ²disabled Údss_vencƒ±Šfckssi-controller@48058000 ti,omap3-ssiÚssi²okayH€H�ÏsysgddÏGÖgdd_mpu+ä ƒs÷ø Šssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH H¨ÏtxrxÏCDssi-port@4805b000ti,omap3-ssi-portH°H¸ÏtxrxÏEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%Ø$+ëú  >ÿisp@480bc000 ti,omap3-ispH ÀüH Ø|ϵùol¼µports+bandgap@48002524H%$ti,omap34xx-bandgapÈÇýtarget-module@480cb000ti,sysc-omap3430-srti,syscÚsmartreflex_coreH °$ÏsyscÙƒúŠfck+ äH °smartreflex@0ti,omap3-smartreflex-coreÏtarget-module@480c9000ti,sysc-omap3430-srti,syscÚsmartreflex_mpu_ivaH �$ÏsyscÙƒûŠfck+ äH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaÏtarget-module@50000000ti,sysc-omap2ti,syscPÏrevƒüàŠfckick+ äP@opp-tableoperating-points-v2-ti-cpuoÇopp1-125000000ÞsY@ åà˜à˜à˜óÿÿÿÿopp2-250000000Þæ²€ åg8g8g8óÿÿÿÿopp3-500000000ÞÍe åO€O€O€óÿÿÿÿopp4-550000000Þ ÈU€ åtxtxtxóÿÿÿÿopp5-600000000Þ#ÃF å™p™p™póÿÿÿÿopp6-720000000Þ*êT å™p™p™póÿÿÿÿthermal-zonescpu_thermalú1è?N Lýtripscpu_alert\8€hÐzpassiveÇþcpu_crit\_�hÐ zcriticalcooling-mapsmap0sþ xÿÿÿÿÿÿÿÿÿmemory@80000000smemory€ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinslinux,mtd-namebank-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenlabelti,nand-ecc-optnand-bus-widthgpmc,device-widthmultipointnum-epsram-bitsiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-device