Ð þíÿ±8ö(( ‰õðStechnexion,omap3-thundertechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +,7TI OMAP3 Thunder baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜ pmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5Sÿpinmux_hsusbb2_pins`pÀÂÄ Æ È Ê ¤ ¦ ¨ ª ¬ ® pinmux_mmc1_pinsPp "$&Üðpinmux_mmc2_pins0p(*,.02Üôpinmux_wlan_gpiop^pinmux_uart3_pinspnApÜåpinmux_i2c3_pinsp’”Üìpinmux_mcspi1_pins p˜šœžÜípinmux_mcspi3_pins p¬®°²Üîpinmux_mcbsp3_pins p<>@BÜúpinmux_twl4030_pinsp°AÜæpinmux_dss_dpi_pinsàp¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÜpinmux_lte430_pinsp8Üpinmux_backlight_pinsp:Üscm_conf@270sysconsimple-busˆp0+ ùp0Üpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°„pbias_mmc_omap2430‹pbias_mmc_omap2430šw@²-ÆÀÜïclocks+mcbsp5_mux_fck@68Êti,composite-mux-clockŒ×ˆhÜ mcbsp5_fckÊti,composite-clockŒ Üümcbsp1_mux_fck@4Êti,composite-mux-clockŒ×ˆÜ mcbsp1_fckÊti,composite-clockŒ Üömcbsp2_mux_fck@4Êti,composite-mux-clockŒ ׈Ümcbsp2_fckÊti,composite-clockŒ Üømcbsp3_mux_fck@68Êti,composite-mux-clockŒ ˆhÜmcbsp3_fckÊti,composite-clockŒÜùmcbsp4_mux_fck@68Êti,composite-mux-clockŒ ׈hÜmcbsp4_fckÊti,composite-clockŒÜûclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿpinmux_twl4030_vpins pÜçtarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lärevsyscsyssî û Œ“ick+ ùH `  disabledaes1@0 ti,omap3-aesˆPä  "txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLärevsyscsyssî û Œ“ick+ ùH P  disabledaes2@0 ti,omap3-aesˆPäAB"txrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckÊ fixed-clock,YÜosc_sys_ck@d40Ê ti,mux-clockŒˆ @Üsys_ck@1270Êti,divider-clockŒ×<ˆpGÜ!sys_clkout1@d70Êti,gate-clockŒˆ p×dpll3_x2_ckÊfixed-factor-clockŒ^idpll3_m2x2_ckÊfixed-factor-clockŒ^iÜ dpll4_x2_ckÊfixed-factor-clockŒ^icorex2_fckÊfixed-factor-clockŒ ^iÜ"wkup_l4_ickÊfixed-factor-clockŒ!^iÜQcorex2_d3_fckÊfixed-factor-clockŒ"^i܈corex2_d5_fckÊfixed-factor-clockŒ"^i܉clockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkÊ fixed-clock,omap_32k_fckÊ fixed-clock,€ÜCvirt_12m_ckÊ fixed-clock,·Üvirt_13m_ckÊ fixed-clock,Æ]@Üvirt_19200000_ckÊ fixed-clock,$øÜvirt_26000000_ckÊ fixed-clock,Œº€Üvirt_38_4m_ckÊ fixed-clock,IðÜdpll4_ck@d00Êti,omap3-dpll-per-clockŒ!!ˆ D 0Üdpll4_m2_ck@d48Êti,divider-clockŒ<?ˆ HGÜ#dpll4_m2x2_mul_ckÊfixed-factor-clockŒ#^iÜ$dpll4_m2x2_ck@d00Êti,gate-clockŒ$׈ sÜ%omap_96m_alwon_fckÊfixed-factor-clockŒ%^iÜ,dpll3_ck@d00Êti,omap3-dpll-core-clockŒ!!ˆ @ 0Üdpll3_m3_ck@1140Êti,divider-clockŒ×<ˆ@GÜ&dpll3_m3x2_mul_ckÊfixed-factor-clockŒ&^iÜ'dpll3_m3x2_ck@d00Êti,gate-clockŒ'× ˆ sÜ(emu_core_alwon_ckÊfixed-factor-clockŒ(^iÜesys_altclkÊ fixed-clock,Ü1mcbsp_clksÊ fixed-clock,Üdpll3_m2_ck@d40Êti,divider-clockŒ×<ˆ @GÜcore_ckÊfixed-factor-clockŒ^iÜ)dpll1_fck@940Êti,divider-clockŒ)×<ˆ @GÜ*dpll1_ck@904Êti,omap3-dpll-clockŒ!*ˆ  $ @ 4Üdpll1_x2_ckÊfixed-factor-clockŒ^iÜ+dpll1_x2m2_ck@944Êti,divider-clockŒ+<ˆ DGÜ?cm_96m_fckÊfixed-factor-clockŒ,^iÜ-omap_96m_fck@d40Ê ti,mux-clockŒ-!׈ @ÜHdpll4_m3_ck@e40Êti,divider-clockŒ×< ˆ@GÜ.dpll4_m3x2_mul_ckÊfixed-factor-clockŒ.^iÜ/dpll4_m3x2_ck@d00Êti,gate-clockŒ/׈ sÜ0omap_54m_fck@d40Ê ti,mux-clockŒ01׈ @Ü;cm_96m_d2_fckÊfixed-factor-clockŒ-^iÜ2omap_48m_fck@d40Ê ti,mux-clockŒ21׈ @Ü3omap_12m_fckÊfixed-factor-clockŒ3^iÜJdpll4_m4_ck@e40Êti,divider-clockŒ<ˆ@GÜ4dpll4_m4x2_mul_ckÊti,fixed-factor-clockŒ4‰—¤Ü5dpll4_m4x2_ck@d00Êti,gate-clockŒ5׈ s¤ÜŒdpll4_m5_ck@f40Êti,divider-clockŒ<?ˆ@GÜ6dpll4_m5x2_mul_ckÊti,fixed-factor-clockŒ6‰—¤Ü7dpll4_m5x2_ck@d00Êti,gate-clockŒ7׈ s¤Ümdpll4_m6_ck@1140Êti,divider-clockŒ×<?ˆ@GÜ8dpll4_m6x2_mul_ckÊfixed-factor-clockŒ8^iÜ9dpll4_m6x2_ck@d00Êti,gate-clockŒ9׈ sÜ:emu_per_alwon_ckÊfixed-factor-clockŒ:^iÜfclkout2_src_gate_ck@d70Ê ti,composite-no-wait-gate-clockŒ)׈ pÜ<clkout2_src_mux_ck@d70Êti,composite-mux-clockŒ)!-;ˆ pÜ=clkout2_src_ckÊti,composite-clockŒ<=Ü>sys_clkout2@d70Êti,divider-clockŒ>×<@ˆ p·mpu_ckÊfixed-factor-clockŒ?^iÜ@arm_fck@924Êti,divider-clockŒ@ˆ $<emu_mpu_alwon_ckÊfixed-factor-clockŒ@^iÜgl3_ick@a40Êti,divider-clockŒ)<ˆ @GÜAl4_ick@a40Êti,divider-clockŒA×<ˆ @GÜBrm_ick@c40Êti,divider-clockŒB×<ˆ @Ggpt10_gate_fck@a00Êti,composite-gate-clockŒ!× ˆ ÜDgpt10_mux_fck@a40Êti,composite-mux-clockŒC!׈ @ÜEgpt10_fckÊti,composite-clockŒDEgpt11_gate_fck@a00Êti,composite-gate-clockŒ!× ˆ ÜFgpt11_mux_fck@a40Êti,composite-mux-clockŒC!׈ @ÜGgpt11_fckÊti,composite-clockŒFGcore_96m_fckÊfixed-factor-clockŒH^iÜmmchs2_fck@a00Êti,wait-gate-clockŒˆ ×Ü·mmchs1_fck@a00Êti,wait-gate-clockŒˆ ×ܸi2c3_fck@a00Êti,wait-gate-clockŒˆ ×ܹi2c2_fck@a00Êti,wait-gate-clockŒˆ ×ܺi2c1_fck@a00Êti,wait-gate-clockŒˆ ×Ü»mcbsp5_gate_fck@a00Êti,composite-gate-clockŒ× ˆ Ümcbsp1_gate_fck@a00Êti,composite-gate-clockŒ× ˆ Ü core_48m_fckÊfixed-factor-clockŒ3^iÜImcspi4_fck@a00Êti,wait-gate-clockŒIˆ ×ܼmcspi3_fck@a00Êti,wait-gate-clockŒIˆ ×ܽmcspi2_fck@a00Êti,wait-gate-clockŒIˆ ×ܾmcspi1_fck@a00Êti,wait-gate-clockŒIˆ ×Ü¿uart2_fck@a00Êti,wait-gate-clockŒIˆ ×ÜÀuart1_fck@a00Êti,wait-gate-clockŒIˆ × ÜÁcore_12m_fckÊfixed-factor-clockŒJ^iÜKhdq_fck@a00Êti,wait-gate-clockŒKˆ ×ÜÂcore_l3_ickÊfixed-factor-clockŒA^iÜLsdrc_ick@a10Êti,wait-gate-clockŒLˆ ×Ü�gpmc_fckÊfixed-factor-clockŒL^icore_l4_ickÊfixed-factor-clockŒB^iÜMmmchs2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÃmmchs1_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÄhdq_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÅmcspi4_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÆmcspi3_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÇmcspi2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÈmcspi1_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÉi2c3_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÊi2c2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜËi2c1_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÌuart2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÍuart1_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÎgpt11_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÏgpt10_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÐmcbsp5_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÑmcbsp1_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÒomapctrl_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÓdss_tv_fck@e00Êti,gate-clockŒ;ˆ×ܲdss_96m_fck@e00Êti,gate-clockŒHˆ×ܳdss2_alwon_fck@e00Êti,gate-clockŒ!ˆ×Ü´dummy_ckÊ fixed-clock,gpt1_gate_fck@c00Êti,composite-gate-clockŒ!׈ ÜNgpt1_mux_fck@c40Êti,composite-mux-clockŒC!ˆ @ÜOgpt1_fckÊti,composite-clockŒNOÜýaes2_ick@a10Êti,omap3-interface-clockŒM׈ Üwkup_32k_fckÊfixed-factor-clockŒC^iÜPgpio1_dbck@c00Êti,gate-clockŒPˆ ×Ü©sha12_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÔwdt2_fck@c00Êti,wait-gate-clockŒPˆ ×ܪwdt2_ick@c10Êti,omap3-interface-clockŒQˆ ×Ü«wdt1_ick@c10Êti,omap3-interface-clockŒQˆ ×ܬgpio1_ick@c10Êti,omap3-interface-clockŒQˆ ×Ü­omap_32ksync_ick@c10Êti,omap3-interface-clockŒQˆ ×Ü®gpt12_ick@c10Êti,omap3-interface-clockŒQˆ ×ܯgpt1_ick@c10Êti,omap3-interface-clockŒQˆ ×ܰper_96m_fckÊfixed-factor-clockŒ,^iÜ per_48m_fckÊfixed-factor-clockŒ3^iÜRuart3_fck@1000Êti,wait-gate-clockŒRˆ× Ü�gpt2_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜSgpt2_mux_fck@1040Êti,composite-mux-clockŒC!ˆ@ÜTgpt2_fckÊti,composite-clockŒSTÜþgpt3_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜUgpt3_mux_fck@1040Êti,composite-mux-clockŒC!׈@ÜVgpt3_fckÊti,composite-clockŒUVgpt4_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜWgpt4_mux_fck@1040Êti,composite-mux-clockŒC!׈@ÜXgpt4_fckÊti,composite-clockŒWXgpt5_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜYgpt5_mux_fck@1040Êti,composite-mux-clockŒC!׈@ÜZgpt5_fckÊti,composite-clockŒYZgpt6_gate_fck@1000Êti,composite-gate-clockŒ!׈Ü[gpt6_mux_fck@1040Êti,composite-mux-clockŒC!׈@Ü\gpt6_fckÊti,composite-clockŒ[\gpt7_gate_fck@1000Êti,composite-gate-clockŒ!׈Ü]gpt7_mux_fck@1040Êti,composite-mux-clockŒC!׈@Ü^gpt7_fckÊti,composite-clockŒ]^gpt8_gate_fck@1000Êti,composite-gate-clockŒ!× ˆÜ_gpt8_mux_fck@1040Êti,composite-mux-clockŒC!׈@Ü`gpt8_fckÊti,composite-clockŒ_`gpt9_gate_fck@1000Êti,composite-gate-clockŒ!× ˆÜagpt9_mux_fck@1040Êti,composite-mux-clockŒC!׈@Übgpt9_fckÊti,composite-clockŒabper_32k_alwon_fckÊfixed-factor-clockŒC^iÜcgpio6_dbck@1000Êti,gate-clockŒcˆ×Ü�gpio5_dbck@1000Êti,gate-clockŒcˆ×Ü‘gpio4_dbck@1000Êti,gate-clockŒcˆ×Ü’gpio3_dbck@1000Êti,gate-clockŒcˆ×Ü“gpio2_dbck@1000Êti,gate-clockŒcˆ× Ü”wdt3_fck@1000Êti,wait-gate-clockŒcˆ× Ü•per_l4_ickÊfixed-factor-clockŒB^iÜdgpio6_ick@1010Êti,omap3-interface-clockŒdˆ×Ü–gpio5_ick@1010Êti,omap3-interface-clockŒdˆ×Ü—gpio4_ick@1010Êti,omap3-interface-clockŒdˆ×ܘgpio3_ick@1010Êti,omap3-interface-clockŒdˆ×Ü™gpio2_ick@1010Êti,omap3-interface-clockŒdˆ× Üšwdt3_ick@1010Êti,omap3-interface-clockŒdˆ× Ü›uart3_ick@1010Êti,omap3-interface-clockŒdˆ× Üœuart4_ick@1010Êti,omap3-interface-clockŒdˆ×Ü�gpt9_ick@1010Êti,omap3-interface-clockŒdˆ× Üžgpt8_ick@1010Êti,omap3-interface-clockŒdˆ× ÜŸgpt7_ick@1010Êti,omap3-interface-clockŒdˆ×Ü gpt6_ick@1010Êti,omap3-interface-clockŒdˆ×Ü¡gpt5_ick@1010Êti,omap3-interface-clockŒdˆ×Ü¢gpt4_ick@1010Êti,omap3-interface-clockŒdˆ×Ü£gpt3_ick@1010Êti,omap3-interface-clockŒdˆ×ܤgpt2_ick@1010Êti,omap3-interface-clockŒdˆ×Ü¥mcbsp2_ick@1010Êti,omap3-interface-clockŒdˆ×ܦmcbsp3_ick@1010Êti,omap3-interface-clockŒdˆ×ܧmcbsp4_ick@1010Êti,omap3-interface-clockŒdˆ×ܨmcbsp2_gate_fck@1000Êti,composite-gate-clockŒ×ˆÜ mcbsp3_gate_fck@1000Êti,composite-gate-clockŒ×ˆÜmcbsp4_gate_fck@1000Êti,composite-gate-clockŒ×ˆÜemu_src_mux_ck@1140Ê ti,mux-clockŒ!efgˆ@Ühemu_src_ckÊti,clkdm-gate-clockŒhÜipclk_fck@1140Êti,divider-clockŒi×<ˆ@Gpclkx2_fck@1140Êti,divider-clockŒi×<ˆ@Gatclk_fck@1140Êti,divider-clockŒi×<ˆ@Gtraceclk_src_fck@1140Ê ti,mux-clockŒ!efg׈@Üjtraceclk_fck@1140Êti,divider-clockŒj× <ˆ@Gsecure_32k_fckÊ fixed-clock,€Ükgpt12_fckÊfixed-factor-clockŒk^iÜÿwdt1_fckÊfixed-factor-clockŒk^isecurity_l4_ick2Êfixed-factor-clockŒB^iÜlaes1_ick@a14Êti,omap3-interface-clockŒl׈ Ürng_ick@a14Êti,omap3-interface-clockŒlˆ ×Ü÷sha11_ick@a14Êti,omap3-interface-clockŒlˆ ×des1_ick@a14Êti,omap3-interface-clockŒlˆ ×cam_mclk@f00Êti,gate-clockŒm׈¤cam_ick@f10Ê!ti,omap3-no-wait-interface-clockŒBˆ×ÜÛcsi2_96m_fck@f00Êti,gate-clockŒˆ×ÜÜsecurity_l3_ickÊfixed-factor-clockŒA^iÜnpka_ick@a14Êti,omap3-interface-clockŒnˆ ×icr_ick@a10Êti,omap3-interface-clockŒMˆ ×des2_ick@a10Êti,omap3-interface-clockŒMˆ ×mspro_ick@a10Êti,omap3-interface-clockŒMˆ ×mailboxes_ick@a10Êti,omap3-interface-clockŒMˆ ×ssi_l4_ickÊfixed-factor-clockŒB^iÜusr1_fck@c00Êti,wait-gate-clockŒ!ˆ ×Ü sr2_fck@c00Êti,wait-gate-clockŒ!ˆ ×Üsr_l4_ickÊfixed-factor-clockŒB^idpll2_fck@40Êti,divider-clockŒ)×<ˆ@GÜodpll2_ck@4Êti,omap3-dpll-clockŒ!oˆ$@4ÍßçÜpdpll2_m2_ck@44Êti,divider-clockŒp<ˆDGÜqiva2_ck@0Êti,wait-gate-clockŒqˆ×ÜÝmodem_fck@a00Êti,omap3-interface-clockŒ!ˆ ×ÜÞsad2d_ick@a10Êti,omap3-interface-clockŒAˆ ×Üßmad2d_ick@a18Êti,omap3-interface-clockŒAˆ ×Üàmspro_fck@a00Êti,wait-gate-clockŒˆ ×ssi_ssr_gate_fck_3430es2@a00Ê ti,composite-no-wait-gate-clockŒ"׈ Ürssi_ssr_div_fck_3430es2@a40Êti,composite-divider-clockŒ"׈ @$ûÜsssi_ssr_fck_3430es2Êti,composite-clockŒrsÜtssi_sst_fck_3430es2Êfixed-factor-clockŒt^iÜhsotgusb_ick_3430es2@a10Ê"ti,omap3-hsotgusb-interface-clockŒLˆ ×ÜŽssi_ick_3430es2@a10Êti,omap3-ssi-interface-clockŒuˆ ×Üusim_gate_fck@c00Êti,composite-gate-clockŒH× ˆ Ü€sys_d2_ckÊfixed-factor-clockŒ!^iÜwomap_96m_d2_fckÊfixed-factor-clockŒH^iÜxomap_96m_d4_fckÊfixed-factor-clockŒH^iÜyomap_96m_d8_fckÊfixed-factor-clockŒH^iÜzomap_96m_d10_fckÊfixed-factor-clockŒH^i Ü{dpll5_m2_d4_ckÊfixed-factor-clockŒv^iÜ|dpll5_m2_d8_ckÊfixed-factor-clockŒv^iÜ}dpll5_m2_d16_ckÊfixed-factor-clockŒv^iÜ~dpll5_m2_d20_ckÊfixed-factor-clockŒv^iÜusim_mux_fck@c40Êti,composite-mux-clock(Œ!wxyz{|}~׈ @GÜ�usim_fckÊti,composite-clockŒ€�usim_ick@c10Êti,omap3-interface-clockŒQˆ × ܱdpll5_ck@d04Êti,omap3-dpll-clockŒ!!ˆ  $ L 4ÍßÜ‚dpll5_m2_ck@d50Êti,divider-clockŒ‚<ˆ PGÜvsgx_gate_fck@b00Êti,composite-gate-clockŒ)׈ ÜŠcore_d3_ckÊfixed-factor-clockŒ)^i܃core_d4_ckÊfixed-factor-clockŒ)^iÜ„core_d6_ckÊfixed-factor-clockŒ)^iÜ…omap_192m_alwon_fckÊfixed-factor-clockŒ%^i܆core_d2_ckÊfixed-factor-clockŒ)^i܇sgx_mux_fck@b40Êti,composite-mux-clock Œƒ„…-†‡ˆ‰ˆ @Ü‹sgx_fckÊti,composite-clockŒŠ‹Ü sgx_ick@b10Êti,wait-gate-clockŒAˆ ×Üácpefuse_fck@a08Êti,gate-clockŒ!ˆ ×ÜÕts_fck@a08Êti,gate-clockŒCˆ ×ÜÖusbtll_fck@a08Êti,wait-gate-clockŒvˆ ×Ü×usbtll_ick@a18Êti,omap3-interface-clockŒMˆ ×ÜØmmchs3_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÙmmchs3_fck@a00Êti,wait-gate-clockŒˆ ×ÜÚdss1_alwon_fck_3430es2@e00Êti,dss-gate-clockŒŒ×ˆ¤ܵdss_ick_3430es2@e10Êti,omap3-dss-interface-clockŒBˆ×ܶusbhost_120m_fck@1400Êti,gate-clockŒvˆ×Üâusbhost_48m_fck@1400Êti,dss-gate-clockŒ3ˆ×Üãusbhost_ick@1410Êti,omap3-dss-interface-clockŒBˆ×Üäclockdomainscore_l3_clkdmti,clockdomainŒ�Ždpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainŒidpll4_clkdmti,clockdomainŒwkup_clkdmti,clockdomain$Œ©ª«¬­®¯°±dss_clkdmti,clockdomainŒ²³´µ¶core_l4_clkdmti,clockdomain”Œ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainŒÛÜiva2_clkdmti,clockdomainŒÝdpll2_clkdmti,clockdomainŒpd2d_clkdmti,clockdomain ŒÞßàdpll5_clkdmti,clockdomainŒ‚sgx_clkdmti,clockdomainŒáusbhost_clkdmti,clockdomain Œâãätarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 ärevsyscûŒP®“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(ärevsyscsyssî#  û ŒL“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä  -`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1:L\ gpio@49050000ti,omap3-gpioˆIäïgpio2L\ gpio@49052000ti,omap3-gpioˆI äïgpio3L\ gpio@49054000ti,omap3-gpioˆI@ä ïgpio4L\ gpio@49056000ti,omap3-gpioˆI`ä!ïgpio5L\ Ügpio@49058000ti,omap3-gpioˆI€ä"ïgpio6L\ Üserial@4806a000ti,omap3-uartˆH  hH12"txrxïuart1,Ülserial@4806c000ti,omap3-uartˆHÀhI34"txrxïuart2,Ülserial@49020000ti,omap3-uartˆIhJ56"txrxïuart3,Ül|defaultŠåi2c@48070000 ti,omap3-i2cˆH€ä8"txrx+ïi2c1,'¬@twl@48ˆHä  ti,twl4030 |defaultŠæçaudioti,twl4030-audiocodecrtcti,twl4030-rtcä bciti,twl4030-bciä ”è¢é ®vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 ‹vdd_ehcišw@²w@¿regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1š 'À² Üregulator-vdacti,twl4030-vdacšw@²w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1š:�²0°Üñregulator-vmmc2ti,twl4030-vmmc2š:�²0°regulator-vusb1v5ti,twl4030-vusb1v5Üêregulator-vusb1v8ti,twl4030-vusb1v8Üëregulator-vusb3v1ti,twl4030-vusb3v1Üèregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2šw@²w@¿regulator-vsimti,twl4030-vsimšw@²-ÆÀÜògpioti,twl4030-gpioL\ Óßê¡ÄÜótwl4030-usbti,twl4030-usbä ÷êëè!*Üpwmti,twl4030-pwm5pwmledti,twl4030-pwmled5pwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadä@Pmadcti,twl4030-madcäcÜéi2c@48072000 ti,omap3-i2cˆH €ä9"txrx+ïi2c2i2c@48060000 ti,omap3-i2cˆH€ä="txrx+ïi2c3,† |defaultŠìmailbox@48094000ti,omap3-mailboxïmailboxˆH @äu�“dsp ¥ °spi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1»@#$%&'()* "tx0rx0tx1rx1tx2rx2tx3rx3|defaultŠíspidev@0spidevÉÜlˆÛspi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2» +,-."tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3» "tx0rx0tx1rx1|defaultŠîspidev@0spidevÉÜlˆÛspi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4»FG"tx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1ä=>"txrxñï|defaultŠðþñ ò ó mmc@480b4000ti,omap3-hsmmcˆH @äVïmmc2/0"txrx|defaultŠôþõ* 8mmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc3MN"txrx disabledmmu@480bd400Kti,omap2-iommuˆH Ô€äïmmu_ispXÜmmu@5d000000Kti,omap2-iommuˆ]€äïmmu_iva disabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿämpu ä;< hcommontxrxx€ïmcbsp1 "txrxŒö“fck disabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H Därevsyscsyssîû Œ÷“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ ämpusidetoneä>?hcommontxrxsidetonexïmcbsp2mcbsp2_sidetone!""txrxŒø¦“fckickokayÜmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ ämpusidetoneäYZhcommontxrxsidetonex€ïmcbsp3mcbsp3_sidetone"txrxŒù§“fckickokay|defaultŠúmcbsp@49026000ti,omap3-mcbspˆI`ÿämpu ä67 hcommontxrxx€ïmcbsp4"txrxŒû“fck‡ disabledmcbsp@48096000ti,omap3-mcbspˆH `ÿämpu äQR hcommontxrxx€ïmcbsp5"txrxŒü“fck disabledsham@480c3000ti,omap3-shamïshamˆH 0dä1E"rx disabledtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€ärevsyscsyssî' û Œý°“fckick+ ùH1€˜¬timer@0ti,omap3430-timerˆ€Œý“fckä%·ÆýÖCtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I ärevsyscsyssî' û Œþ¥“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5ítimer@4903a000ti,omap3430-timerˆI ä*ïtimer6ítimer@4903c000ti,omap3430-timerˆIÀä+ïtimer7ítimer@4903e000ti,omap3430-timerˆIàä,ïtimer8úítimer@49040000ti,omap3430-timerˆIä-ïtimer9útimer@48086000ti,omap3430-timerˆH`ä.ïtimer10útimer@48088000ti,omap3430-timerˆH€ä/ïtimer11útarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@ärevsyscsyssî' û Œÿ¯“fckick+ ùH0@timer@0ti,omap3430-timerˆä_·usbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ù ehci-phyohci@48064400ti,ohci-omap3ˆHDäL"ehci@48064800 ti,ehci-omapˆHHäM:gpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐä"rxtx?K+ L\ù0Ünand@0,0ti,omap2-nand ˆ ä]l~swŽœ$®$ÀÏâ$õ0 /H@HQ6`+x-loader@0 rX-Loaderˆbootloaders@80000rU-Bootˆbootloaders_env@260000 rU-Boot Envˆ&kernel@280000rKernelˆ(@filesystem@680000 rFile Systemˆh˜usb_otg_hs@480ab000ti,omap3-musbˆH °ä\]hmcdma ïusb_otg_hsxƒ‹ ”£: «usb2-phy%µ2dss@48050000 ti,omap3-dssˆHokay ïdss_coreŒµ“fck+ù|defaultŠdispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒµ“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ äprotophypllä disabled ïdss_dsi1Œµ´ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH disabled ïdss_rfbiŒµ¶“fckickencoder@48050c00ti,omap3-vencˆH  disabled ïdss_vencŒ²“fckportendpoint»ËÜssi-controller@48058000 ti,omap3-ssiïssiokayˆH€H�äsysgddäGhgdd_mpu+ù Œt “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨ätxrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸ätxrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿisp@480bc000 ti,omap3-ispˆH ÀüH Ø|äÖ„lÝÊports+bandgap@48002524ˆH%$ti,omap34xx-bandgapéÜ target-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$äsyscfck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH �$äsyscîŒ “fck+ ùH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPärevŒ á“fckick+ ùP@opp-tableoperating-points-v2-ti-cpu„Üopp1-125000000ÿsY@ à˜à˜à˜ÿÿÿÿopp2-250000000ÿæ²€ g8g8g8ÿÿÿÿ%opp3-500000000ÿÍe O€O€O€ÿÿÿÿopp4-550000000ÿ ÈU€ txtxtxÿÿÿÿopp5-600000000ÿ#ÃF ™p™p™pÿÿÿÿopp6-720000000ÿ*êT ™p™p™pÿÿÿÿ1thermal-zonescpu_thermal<úRè`N m tripscpu_alert}8€‰ÐƒpassiveÜ cpu_crit}_�‰Ð ƒcriticalcooling-mapsmap0”  ™ ÿÿÿÿÿÿÿÿmemory@80000000|memoryˆ€hsusb2_power_regregulator-fixed ‹hsusb2_vbusš2Z ²2Z  ¨ó­pÜhsusb2_phyusb-nop-xceiv ¾Ê*Üsoundti,omap-twl4030 Õomap3beagleÞregulator-mmc2-sdio-poweronregulator-fixed‹regulator-mmc2-sdio-poweronš0°²0° ¨­'Üõdisplaysamsung,lte430wq-f0cpanel-dpirlcd|defaultŠ ç portendpoint»Üpanel-timing,‰T@ôàü   * ' 3 @  J W d nbacklightgpio-backlight|defaultŠ   ~ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on