Ð þí|8( xÌRcompulab,omap3-sbc-t3730compulab,omap3-cm-t3730ti,omap3630ti,omap36xxti,omap3 +!7CompuLab SBC-T3730 with CM-T3730chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000{/dvi-connector„/svideo-connectorcpus+cpu@0arm,cortex-a8�cpu™�¤cpu°“à¾ÒÝìøpmu@54000000arm,cortex-a8-pmu™T€ debugsssocti,omap-inframpu ti,omap3-mpu mpuiva ti,iva2.2 ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus™h + l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus™ +  pinmux@30 ti,omap3-padconfpinctrl-single™08++<QoÿŒdefaultšpinmux_uart3_pins¤npøèpinmux_mmc1_pins0¤øöpinmux_green_led_pins¤²øpinmux_dss_dpi_pins_common°¤¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚøpinmux_dss_dpi_pins_cm_t35x0¤¬®°²´¶pinmux_ads7846_pins¤Šøòpinmux_mcspi1_pins ¤˜šœžøñpinmux_i2c1_pins¤ŠŒøépinmux_mcbsp2_pins ¤ øÿpinmux_smsc1_pins¤ˆjø pinmux_hsusb0_pins`¤rtvxz|~€‚„†ˆøpinmux_twl4030_pins¤°Aøêpinmux_mmc2_pins0¤(*,.02øøpinmux_wl12xx_gpio¤²4ø%pinmux_smsc2_pins¤†¢ø pinmux_tfp410_pins¤„ø'pinmux_i2c3_pins¤’”øðpinmux_sb_t35_audio_amp¤˜ø+pinmux_sb_t35_usb_hub_pins¤øscm_conf@270sysconsimple-bus™p0+ p0øpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap™°¸pbias_mmc_omap2430¿pbias_mmc_omap2430Îw@æ-ÆÀøõclocks+mcbsp5_mux_fck@68þti,composite-mux-clock�  ™hø mcbsp5_fckþti,composite-clock� ømcbsp1_mux_fck@4þti,composite-mux-clock�  ™ø mcbsp1_fckþti,composite-clock� øümcbsp2_mux_fck@4þti,composite-mux-clock�  ™ømcbsp2_fckþti,composite-clock�øþmcbsp3_mux_fck@68þti,composite-mux-clock� ™hømcbsp3_fckþti,composite-clock�ømcbsp4_mux_fck@68þti,composite-mux-clock�  ™hømcbsp4_fckþti,composite-clock�øclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single™ \++<Qoÿpinmux_twl4030_vpins ¤øëpinmux_dss_dpi_pins_cm_t37300¤ øtarget-module@480a6000ti,sysc-omap2ti,sysc™H `DH `HH `Lrevsyscsyss" /=�¤ick+ H ` aes1@0 ti,omap3-aes™PJ  Otxrxtarget-module@480c5000ti,sysc-omap2ti,sysc™H PDH PHH PLrevsyscsyss" /=�¤ick+ H P aes2@0 ti,omap3-aes™PJABOtxrxprm@48306000 ti,omap3-prm™H0`@ clocks+virt_16_8m_ckþ fixed-clockYYøosc_sys_ck@d40þ ti,mux-clock�™ @øsys_ck@1270þti,divider-clock� i™ptø#sys_clkout1@d70þti,gate-clock�™ p dpll3_x2_ckþfixed-factor-clock�‹–dpll3_m2x2_ckþfixed-factor-clock� ‹–ø"dpll4_x2_ckþfixed-factor-clock�!‹–corex2_fckþfixed-factor-clock�"‹–ø$wkup_l4_ickþfixed-factor-clock�#‹–øScorex2_d3_fckþfixed-factor-clock�$‹–øŠcorex2_d5_fckþfixed-factor-clock�$‹–ø‹clockdomainscm@48004000 ti,omap3-cm™H@@clocks+dummy_apb_pclkþ fixed-clockYomap_32k_fckþ fixed-clockY€øEvirt_12m_ckþ fixed-clockY·øvirt_13m_ckþ fixed-clockYÆ]@øvirt_19200000_ckþ fixed-clockY$øøvirt_26000000_ckþ fixed-clockYŒº€øvirt_38_4m_ckþ fixed-clockYIðødpll4_ck@d00þti,omap3-dpll-per-j-type-clock�##™ D 0ø!dpll4_m2_ck@d48þti,divider-clock�!i?™ Htø%dpll4_m2x2_mul_ckþfixed-factor-clock�%‹–ø&dpll4_m2x2_ck@d00þti,hsdiv-gate-clock�& ™  ø'omap_96m_alwon_fckþfixed-factor-clock�'‹–ø.dpll3_ck@d00þti,omap3-dpll-core-clock�##™ @ 0ødpll3_m3_ck@1140þti,divider-clock� i™@tø(dpll3_m3x2_mul_ckþfixed-factor-clock�(‹–ø)dpll3_m3x2_ck@d00þti,hsdiv-gate-clock�) ™  ø*emu_core_alwon_ckþfixed-factor-clock�*‹–øgsys_altclkþ fixed-clockYø3mcbsp_clksþ fixed-clockYø dpll3_m2_ck@d40þti,divider-clock� i™ @tø core_ckþfixed-factor-clock� ‹–ø+dpll1_fck@940þti,divider-clock�+ i™ @tø,dpll1_ck@904þti,omap3-dpll-clock�#,™  $ @ 4ødpll1_x2_ckþfixed-factor-clock�‹–ø-dpll1_x2m2_ck@944þti,divider-clock�-i™ DtøAcm_96m_fckþfixed-factor-clock�.‹–ø/omap_96m_fck@d40þ ti,mux-clock�/# ™ @øJdpll4_m3_ck@e40þti,divider-clock�! i ™@tø0dpll4_m3x2_mul_ckþfixed-factor-clock�0‹–ø1dpll4_m3x2_ck@d00þti,hsdiv-gate-clock�1 ™  ø2omap_54m_fck@d40þ ti,mux-clock�23 ™ @ø=cm_96m_d2_fckþfixed-factor-clock�/‹–ø4omap_48m_fck@d40þ ti,mux-clock�43 ™ @ø5omap_12m_fckþfixed-factor-clock�5‹–øLdpll4_m4_ck@e40þti,divider-clock�!i™@tø6dpll4_m4x2_mul_ckþti,fixed-factor-clock�6¶ÄÑø7dpll4_m4x2_ck@d00þti,gate-clock�7 ™  ÑøŽdpll4_m5_ck@f40þti,divider-clock�!i?™@tø8dpll4_m5x2_mul_ckþti,fixed-factor-clock�8¶ÄÑø9dpll4_m5x2_ck@d00þti,hsdiv-gate-clock�9 ™  Ñøodpll4_m6_ck@1140þti,divider-clock�! i?™@tø:dpll4_m6x2_mul_ckþfixed-factor-clock�:‹–ø;dpll4_m6x2_ck@d00þti,hsdiv-gate-clock�; ™  ø<emu_per_alwon_ckþfixed-factor-clock�<‹–øhclkout2_src_gate_ck@d70þ ti,composite-no-wait-gate-clock�+ ™ pø>clkout2_src_mux_ck@d70þti,composite-mux-clock�+#/=™ pø?clkout2_src_ckþti,composite-clock�>?ø@sys_clkout2@d70þti,divider-clock�@ i@™ pämpu_ckþfixed-factor-clock�A‹–øBarm_fck@924þti,divider-clock�B™ $iemu_mpu_alwon_ckþfixed-factor-clock�B‹–øil3_ick@a40þti,divider-clock�+i™ @tøCl4_ick@a40þti,divider-clock�C i™ @tøDrm_ick@c40þti,divider-clock�D i™ @tgpt10_gate_fck@a00þti,composite-gate-clock�# ™ øFgpt10_mux_fck@a40þti,composite-mux-clock�E# ™ @øGgpt10_fckþti,composite-clock�FGgpt11_gate_fck@a00þti,composite-gate-clock�# ™ øHgpt11_mux_fck@a40þti,composite-mux-clock�E# ™ @øIgpt11_fckþti,composite-clock�HIcore_96m_fckþfixed-factor-clock�J‹–ømmchs2_fck@a00þti,wait-gate-clock�™  øºmmchs1_fck@a00þti,wait-gate-clock�™  ø»i2c3_fck@a00þti,wait-gate-clock�™  ø¼i2c2_fck@a00þti,wait-gate-clock�™  ø½i2c1_fck@a00þti,wait-gate-clock�™  ø¾mcbsp5_gate_fck@a00þti,composite-gate-clock�  ™ ø mcbsp1_gate_fck@a00þti,composite-gate-clock�  ™ ø core_48m_fckþfixed-factor-clock�5‹–øKmcspi4_fck@a00þti,wait-gate-clock�K™  ø¿mcspi3_fck@a00þti,wait-gate-clock�K™  øÀmcspi2_fck@a00þti,wait-gate-clock�K™  øÁmcspi1_fck@a00þti,wait-gate-clock�K™  øÂuart2_fck@a00þti,wait-gate-clock�K™  øÃuart1_fck@a00þti,wait-gate-clock�K™  øÄcore_12m_fckþfixed-factor-clock�L‹–øMhdq_fck@a00þti,wait-gate-clock�M™  øÅcore_l3_ickþfixed-factor-clock�C‹–øNsdrc_ick@a10þti,wait-gate-clock�N™  ø�gpmc_fckþfixed-factor-clock�N‹–core_l4_ickþfixed-factor-clock�D‹–øOmmchs2_ick@a10þti,omap3-interface-clock�O™  øÆmmchs1_ick@a10þti,omap3-interface-clock�O™  øÇhdq_ick@a10þti,omap3-interface-clock�O™  øÈmcspi4_ick@a10þti,omap3-interface-clock�O™  øÉmcspi3_ick@a10þti,omap3-interface-clock�O™  øÊmcspi2_ick@a10þti,omap3-interface-clock�O™  øËmcspi1_ick@a10þti,omap3-interface-clock�O™  øÌi2c3_ick@a10þti,omap3-interface-clock�O™  øÍi2c2_ick@a10þti,omap3-interface-clock�O™  øÎi2c1_ick@a10þti,omap3-interface-clock�O™  øÏuart2_ick@a10þti,omap3-interface-clock�O™  øÐuart1_ick@a10þti,omap3-interface-clock�O™  øÑgpt11_ick@a10þti,omap3-interface-clock�O™  øÒgpt10_ick@a10þti,omap3-interface-clock�O™  øÓmcbsp5_ick@a10þti,omap3-interface-clock�O™  øÔmcbsp1_ick@a10þti,omap3-interface-clock�O™  øÕomapctrl_ick@a10þti,omap3-interface-clock�O™  øÖdss_tv_fck@e00þti,gate-clock�=™ øµdss_96m_fck@e00þti,gate-clock�J™ ø¶dss2_alwon_fck@e00þti,gate-clock�#™ ø·dummy_ckþ fixed-clockYgpt1_gate_fck@c00þti,composite-gate-clock�# ™ øPgpt1_mux_fck@c40þti,composite-mux-clock�E#™ @øQgpt1_fckþti,composite-clock�PQøaes2_ick@a10þti,omap3-interface-clock�O ™ øwkup_32k_fckþfixed-factor-clock�E‹–øRgpio1_dbck@c00þti,gate-clock�R™  ø¬sha12_ick@a10þti,omap3-interface-clock�O™  ø×wdt2_fck@c00þti,wait-gate-clock�R™  ø­wdt2_ick@c10þti,omap3-interface-clock�S™  ø®wdt1_ick@c10þti,omap3-interface-clock�S™  ø¯gpio1_ick@c10þti,omap3-interface-clock�S™  ø°omap_32ksync_ick@c10þti,omap3-interface-clock�S™  ø±gpt12_ick@c10þti,omap3-interface-clock�S™  ø²gpt1_ick@c10þti,omap3-interface-clock�S™  ø³per_96m_fckþfixed-factor-clock�.‹–øper_48m_fckþfixed-factor-clock�5‹–øTuart3_fck@1000þti,wait-gate-clock�T™ ø‘gpt2_gate_fck@1000þti,composite-gate-clock�# ™øUgpt2_mux_fck@1040þti,composite-mux-clock�E#™@øVgpt2_fckþti,composite-clock�UVøgpt3_gate_fck@1000þti,composite-gate-clock�# ™øWgpt3_mux_fck@1040þti,composite-mux-clock�E# ™@øXgpt3_fckþti,composite-clock�WXgpt4_gate_fck@1000þti,composite-gate-clock�# ™øYgpt4_mux_fck@1040þti,composite-mux-clock�E# ™@øZgpt4_fckþti,composite-clock�YZgpt5_gate_fck@1000þti,composite-gate-clock�# ™ø[gpt5_mux_fck@1040þti,composite-mux-clock�E# ™@ø\gpt5_fckþti,composite-clock�[\gpt6_gate_fck@1000þti,composite-gate-clock�# ™ø]gpt6_mux_fck@1040þti,composite-mux-clock�E# ™@ø^gpt6_fckþti,composite-clock�]^gpt7_gate_fck@1000þti,composite-gate-clock�# ™ø_gpt7_mux_fck@1040þti,composite-mux-clock�E# ™@ø`gpt7_fckþti,composite-clock�_`gpt8_gate_fck@1000þti,composite-gate-clock�# ™øagpt8_mux_fck@1040þti,composite-mux-clock�E# ™@øbgpt8_fckþti,composite-clock�abgpt9_gate_fck@1000þti,composite-gate-clock�# ™øcgpt9_mux_fck@1040þti,composite-mux-clock�E# ™@ødgpt9_fckþti,composite-clock�cdper_32k_alwon_fckþfixed-factor-clock�E‹–øegpio6_dbck@1000þti,gate-clock�e™ ø’gpio5_dbck@1000þti,gate-clock�e™ ø“gpio4_dbck@1000þti,gate-clock�e™ ø”gpio3_dbck@1000þti,gate-clock�e™ ø•gpio2_dbck@1000þti,gate-clock�e™ ø–wdt3_fck@1000þti,wait-gate-clock�e™ ø—per_l4_ickþfixed-factor-clock�D‹–øfgpio6_ick@1010þti,omap3-interface-clock�f™ ø˜gpio5_ick@1010þti,omap3-interface-clock�f™ ø™gpio4_ick@1010þti,omap3-interface-clock�f™ øšgpio3_ick@1010þti,omap3-interface-clock�f™ ø›gpio2_ick@1010þti,omap3-interface-clock�f™ øœwdt3_ick@1010þti,omap3-interface-clock�f™ ø�uart3_ick@1010þti,omap3-interface-clock�f™ øžuart4_ick@1010þti,omap3-interface-clock�f™ øŸgpt9_ick@1010þti,omap3-interface-clock�f™ ø gpt8_ick@1010þti,omap3-interface-clock�f™ ø¡gpt7_ick@1010þti,omap3-interface-clock�f™ ø¢gpt6_ick@1010þti,omap3-interface-clock�f™ ø£gpt5_ick@1010þti,omap3-interface-clock�f™ ø¤gpt4_ick@1010þti,omap3-interface-clock�f™ ø¥gpt3_ick@1010þti,omap3-interface-clock�f™ ø¦gpt2_ick@1010þti,omap3-interface-clock�f™ ø§mcbsp2_ick@1010þti,omap3-interface-clock�f™ ø¨mcbsp3_ick@1010þti,omap3-interface-clock�f™ ø©mcbsp4_ick@1010þti,omap3-interface-clock�f™ øªmcbsp2_gate_fck@1000þti,composite-gate-clock�  ™ømcbsp3_gate_fck@1000þti,composite-gate-clock�  ™ømcbsp4_gate_fck@1000þti,composite-gate-clock�  ™øemu_src_mux_ck@1140þ ti,mux-clock�#ghi™@øjemu_src_ckþti,clkdm-gate-clock�jøkpclk_fck@1140þti,divider-clock�k i™@tpclkx2_fck@1140þti,divider-clock�k i™@tatclk_fck@1140þti,divider-clock�k i™@ttraceclk_src_fck@1140þ ti,mux-clock�#ghi ™@øltraceclk_fck@1140þti,divider-clock�l i™@tsecure_32k_fckþ fixed-clockY€ømgpt12_fckþfixed-factor-clock�m‹–øwdt1_fckþfixed-factor-clock�m‹–security_l4_ick2þfixed-factor-clock�D‹–ønaes1_ick@a14þti,omap3-interface-clock�n ™ ørng_ick@a14þti,omap3-interface-clock�n™  øýsha11_ick@a14þti,omap3-interface-clock�n™  des1_ick@a14þti,omap3-interface-clock�n™  cam_mclk@f00þti,gate-clock�o ™Ñcam_ick@f10þ!ti,omap3-no-wait-interface-clock�D™ øÞcsi2_96m_fck@f00þti,gate-clock�™ øßsecurity_l3_ickþfixed-factor-clock�C‹–øppka_ick@a14þti,omap3-interface-clock�p™  icr_ick@a10þti,omap3-interface-clock�O™  des2_ick@a10þti,omap3-interface-clock�O™  mspro_ick@a10þti,omap3-interface-clock�O™  mailboxes_ick@a10þti,omap3-interface-clock�O™  ssi_l4_ickþfixed-factor-clock�D‹–øwsr1_fck@c00þti,wait-gate-clock�#™  øsr2_fck@c00þti,wait-gate-clock�#™  øsr_l4_ickþfixed-factor-clock�D‹–dpll2_fck@40þti,divider-clock�+ i™@tøqdpll2_ck@4þti,omap3-dpll-clock�#q™$@4ú ørdpll2_m2_ck@44þti,divider-clock�ri™Dtøsiva2_ck@0þti,wait-gate-clock�s™ øàmodem_fck@a00þti,omap3-interface-clock�#™  øásad2d_ick@a10þti,omap3-interface-clock�C™  øâmad2d_ick@a18þti,omap3-interface-clock�C™  øãmspro_fck@a00þti,wait-gate-clock�™  ssi_ssr_gate_fck_3430es2@a00þ ti,composite-no-wait-gate-clock�$ ™ øtssi_ssr_div_fck_3430es2@a40þti,composite-divider-clock�$ ™ @$(øussi_ssr_fck_3430es2þti,composite-clock�tuøvssi_sst_fck_3430es2þfixed-factor-clock�v‹–øhsotgusb_ick_3430es2@a10þ"ti,omap3-hsotgusb-interface-clock�N™  ø�ssi_ick_3430es2@a10þti,omap3-ssi-interface-clock�w™  øusim_gate_fck@c00þti,composite-gate-clock�J ™ ø‚sys_d2_ckþfixed-factor-clock�#‹–øyomap_96m_d2_fckþfixed-factor-clock�J‹–øzomap_96m_d4_fckþfixed-factor-clock�J‹–ø{omap_96m_d8_fckþfixed-factor-clock�J‹–ø|omap_96m_d10_fckþfixed-factor-clock�J‹– ø}dpll5_m2_d4_ckþfixed-factor-clock�x‹–ø~dpll5_m2_d8_ckþfixed-factor-clock�x‹–ødpll5_m2_d16_ckþfixed-factor-clock�x‹–ø€dpll5_m2_d20_ckþfixed-factor-clock�x‹–ø�usim_mux_fck@c40þti,composite-mux-clock(�#yz{|}~€� ™ @tøƒusim_fckþti,composite-clock�‚ƒusim_ick@c10þti,omap3-interface-clock�S™  ø´dpll5_ck@d04þti,omap3-dpll-clock�##™  $ L 4ú ø„dpll5_m2_ck@d50þti,divider-clock�„i™ Ptøxsgx_gate_fck@b00þti,composite-gate-clock�+ ™ øŒcore_d3_ckþfixed-factor-clock�+‹–ø…core_d4_ckþfixed-factor-clock�+‹–ø†core_d6_ckþfixed-factor-clock�+‹–ø‡omap_192m_alwon_fckþfixed-factor-clock�'‹–øˆcore_d2_ckþfixed-factor-clock�+‹–ø‰sgx_mux_fck@b40þti,composite-mux-clock �…†‡/ˆ‰Š‹™ @ø�sgx_fckþti,composite-clock�Œ�øsgx_ick@b10þti,wait-gate-clock�C™  øäcpefuse_fck@a08þti,gate-clock�#™  øØts_fck@a08þti,gate-clock�E™  øÙusbtll_fck@a08þti,wait-gate-clock�x™  øÚusbtll_ick@a18þti,omap3-interface-clock�O™  øÛmmchs3_ick@a10þti,omap3-interface-clock�O™  øÜmmchs3_fck@a00þti,wait-gate-clock�™  øÝdss1_alwon_fck_3430es2@e00þti,dss-gate-clock�Ž ™Ñø¸dss_ick_3430es2@e10þti,omap3-dss-interface-clock�D™ ø¹usbhost_120m_fck@1400þti,gate-clock�x™ øåusbhost_48m_fck@1400þti,dss-gate-clock�5™ øæusbhost_ick@1410þti,omap3-dss-interface-clock�D™ øçuart4_fck@1000þti,wait-gate-clock�T™ ø«clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl�‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«emu_clkdmti,clockdomain�kdpll4_clkdmti,clockdomain�!wkup_clkdmti,clockdomain$�¬­®¯°±²³´dss_clkdmti,clockdomain�µ¶·¸¹core_l4_clkdmti,clockdomain”�º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝcam_clkdmti,clockdomain�Þßiva2_clkdmti,clockdomain�àdpll2_clkdmti,clockdomain�rd2d_clkdmti,clockdomain �áâãdpll5_clkdmti,clockdomain�„sgx_clkdmti,clockdomain�äusbhost_clkdmti,clockdomain �åæçtarget-module@48320000ti,sysc-omap2ti,sysc™H2H2 revsysc/�R±¤fckick+ H2counter@0ti,omap-counter32k™ interrupt-controller@48200000ti,omap3-intc<+™H øtarget-module@48056000ti,sysc-omap2ti,sysc™H`H`,H`(revsyscsyss"# 4 /=�N¤ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma™ BM Z`øgpio@48310000ti,omap3-gpio™H1 gpio1gy‰<+gpio@49050000ti,omap3-gpio™I gpio2y‰<+øôgpio@49052000ti,omap3-gpio™I  gpio3y‰<+øgpio@49054000ti,omap3-gpio™I@  gpio4y‰<+gpio@49056000ti,omap3-gpio™I`! gpio5y‰<+øûgpio@49058000ti,omap3-gpio™I€" gpio6y‰<+ø serial@4806a000ti,omap3-uart™H  •HJ12Otxrx uart1YÜlserial@4806c000ti,omap3-uart™HÀ•IJ34Otxrx uart2YÜlserial@49020000ti,omap3-uart™I•JJ56Otxrx uart3YÜlŒdefaultšèi2c@48070000 ti,omap3-i2c™H€8JOtxrx+ i2c1ŒdefaultšéY€at24@50 atmel,24c02©™Ptwl@48™H  ti,twl4030<+Œdefaultšêëaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci ²ìÀí Ìvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2ø&regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1Î 'Àæ øregulator-vdacti,twl4030-vdacÎw@æw@øregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1Î:�æ0°ø÷regulator-vmmc2ti,twl4030-vmmc2Î:�æ0°regulator-vusb1v5ti,twl4030-vusb1v5øîregulator-vusb1v8ti,twl4030-vusb1v8øïregulator-vusb3v1ti,twl4030-vusb3v1øìregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2Îw@æw@regulator-vsimti,twl4030-vsimÎw@æ-ÆÀgpioti,twl4030-gpioy‰<+Ýéø!twl4030-usbti,twl4030-usb ôîïì'øpwmti,twl4030-pwm2pwmledti,twl4030-pwmled2pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad=M$`0iglj. madcti,twl4030-madcmøíi2c@48072000 ti,omap3-i2c™H €9JOtxrx+ i2c2i2c@48060000 ti,omap3-i2c™H€=JOtxrx+ i2c3Y€Œdefaultšðat24@50 atmel,24c02©™Pmailbox@48094000ti,omap3-mailbox mailbox™H @‹�dsp ¯ ºspi@48098000ti,omap2-mcspi™H €A+ mcspi1Å@J#$%&'()* Otx0rx0tx1rx1tx2rx2tx3rx3Œdefaultšñads7846@0Œdefaultšò ti,ads7846Óó™Þã` ô ðôýÿÿ!´1ÿAQ aqspi@4809a000ti,omap2-mcspi™H  B+ mcspi2Å J+,-.Otx0rx0tx1rx1spi@480b8000ti,omap2-mcspi™H €[+ mcspi3Å JOtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi™H  0+ mcspi4ÅJFGOtx0rx01w@480b2000 ti,omap3-1w™H : hdq1wmmc@4809c000ti,omap3-hsmmc™H ÀS mmc1J=>OtxrxŒõŒdefaultšö™£÷mmc@480b4000ti,omap3-hsmmc™H @V mmc2J/0OtxrxŒdefaultšø£ù¯ú¼™Ê+wlcore@2 ti,wl1271™ ûÝIðmmc@480ad000ti,omap3-hsmmc™H Ð^ mmc3JMNOtxrx ñdisabledmmu@480bd400øti,omap2-iommu™H Ô€ mmu_ispømmu@5d000000øti,omap2-iommu™]€ mmu_iva ñdisabledwdt@48314000 ti,omap3-wdt™H1@€  wd_timer2mcbsp@48074000ti,omap3-mcbsp™H@ÿmpu ;< commontxrx%€ mcbsp1J Otxrx�ü¤fck ñdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc™H <H @H Drevsyscsyss"/=�ý¤ick+ H rng@0 ti,omap2-rng™ 4mcbsp@49022000ti,omap3-mcbsp™I ÿI€ÿ mpusidetone>?commontxrxsidetone% mcbsp2mcbsp2_sidetoneJ!"Otxrx�þ¨¤fckickñokayŒdefaultšÿø$mcbsp@49024000ti,omap3-mcbsp™I@ÿI ÿ mpusidetoneYZcommontxrxsidetone%€ mcbsp3mcbsp3_sidetoneJOtxrx�©¤fckick ñdisabledmcbsp@49026000ti,omap3-mcbsp™I`ÿmpu 67 commontxrx%€ mcbsp4JOtxrx�¤fck4 ñdisabledmcbsp@48096000ti,omap3-mcbsp™H `ÿmpu QR commontxrx%€ mcbsp5JOtxrx�¤fck ñdisabledsham@480c3000ti,omap3-sham sham™H 0d1JEOrxtarget-module@48318000ti,sysc-omap2-timerti,sysc™H1€H1€H1€revsyscsyss"' /=�³¤fckick+ H1€EYtimer@0ti,omap3430-timer™€�¤fck%dsƒEtarget-module@49032000ti,sysc-omap2-timerti,sysc™I I I revsyscsyss"' /=�§¤fckick+ I timer@0ti,omap3430-timer™&timer@49034000ti,omap3430-timer™I@' timer3timer@49036000ti,omap3430-timer™I`( timer4timer@49038000ti,omap3430-timer™I€) timer5štimer@4903a000ti,omap3430-timer™I * timer6štimer@4903c000ti,omap3430-timer™IÀ+ timer7štimer@4903e000ti,omap3430-timer™Ià, timer8§štimer@49040000ti,omap3430-timer™I- timer9§timer@48086000ti,omap3430-timer™H`. timer10§timer@48088000ti,omap3430-timer™H€/ timer11§target-module@48304000ti,sysc-omap2-timerti,sysc™H0@H0@H0@revsyscsyss"' /=�²¤fckick+ H0@timer@0ti,omap3430-timer™_d´usbhstll@48062000 ti,usbhs-tll™H N  usb_tll_hsusbhshost@48064000ti,usbhs-host™H@  usb_host_hs+ Äehci-phy Ïehci-phyohci@48064400ti,ohci-omap3™HDLÚehci@48064800 ti,ehci-omap™HHMògpmc@6e000000ti,omap3430-gpmc gpmc™nÐJOrxtx÷+<+y‰0,-ønand@0,0ti,omap2-nand ™ $6swFTxfxx‡xšx­»ZÊØZçH<*x;xLº^Z+partition@0vxloader™partition@80000vuboot™partition@260000vuboot environment™&partition@2a0000vlinux™*@partition@6a0000vrootfs™jˆethernet@gpmcsmsc,lan9221smsc,lan9115|$‡¡FT–f–x‡š(Ê-ØŒ­-»Œ*›;›xç»KKÒê^L      ,Œdefaultš    ™ÿethernet@4,0smsc,lan9221smsc,lan9115Œdefaultš   ™ÿ|$‡¡FT–f–x‡š(Ê-ØŒ­-»Œ*›;›xç»KKÒê^L      ,usb_otg_hs@480ab000ti,omap3-musb™H °\]mcdma  usb_otg_hs B M U Œdefaultš ^ mò uusb2-phy" 2dss@48050000 ti,omap3-dss™Hñokay  dss_core�¸¤fck+Œdefaultšdispc@48050400ti,omap3-dispc™H  dss_dispc�¸¤fckencoder@4804fc00 ti,omap3-dsi™HüHþ@Hÿ protophypll ñdisabled  dss_dsi1�¸· ¤fcksys_clk+encoder@48050800ti,omap3-rfbi™H ñdisabled  dss_rfbi�¸¹¤fckickencoder@48050c00ti,omap3-venc™H ñokay  dss_venc�µ¶¤fcktv_dac_clk …portendpoint ‘ ¡ø#portendpoint ‘ ­ø(ssi-controller@48058000 ti,omap3-ssi ssiñokay™H€H�sysgddGgdd_mpu+ �v ¤ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port™H H¨txrxCDssi-port@4805b000ti,omap3-ssi-port™H°H¸txrxEFserial@49042000ti,omap3-uart™I PJQROtxrx uart4YÜlregulator-abb-mpu ti,abb-v1 ¿abb_mpu_iva+™H0rðH0hbase-addressint-address ¸�# Ñ â` òsO€7Èûøpinmux@480025a0 ti,omap3-padconfpinctrl-single™H% \++<Qoÿisp@480bc000 ti,omap3-isp™H ÀüH Ø þ¸ð þports+bandgap@48002524™H%$ti,omap36xx-bandgap øtarget-module@480cb000ti,sysc-omap3630-srti,sysc smartreflex_core™H °8sysc" /�¤fck+ H °smartreflex@0ti,omap3-smartreflex-core™target-module@480c9000ti,sysc-omap3630-srti,sysc smartreflex_mpu_iva™H �8sysc" /�¤fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva™target-module@50000000ti,sysc-omap4ti,sysc™PþPþ revsysc 4 /�ä¤fckick+ Popp-tableoperating-points-v2-ti-cpu¸øopp50-300000000 'ᣠ.ssssss <ÿÿÿÿ Mopp100-600000000 '#ÃF .O€O€O€O€O€O€ <ÿÿÿÿopp130-800000000 '/¯ .7È7È7È7È7È7È <ÿÿÿÿopp1g-1000000000 ';šÊ .ûûûûûû <ÿÿÿÿ Yopp_supplyti,omap-opp-supply dûthermal-zonescpu_thermal ú •è £N  °tripscpu_alert À8€ ÌДpassiveøcpu_crit À_� ÌÐ ”criticalcooling-mapsmap0 × Üÿÿÿÿÿÿÿÿmemory@80000000�memory™€leds gpio-ledsŒdefaultšledb vcm-t3x:green ë  ñheartbeathsusb1_power_regregulator-fixed ¿hsusb1_vbusÎ2Z æ2Z  pø hsusb2_power_regregulator-fixed ¿hsusb2_vbusÎ2Z æ2Z  pø"hsusb1_phyusb-nop-xceivÓ ' !øhsusb2_phyusb-nop-xceivÓ"' !øads7846-regregulator-fixed ¿ads7846-regÎ2Z æ2Z øósvideo-connectorsvideo-connectorvtvportendpoint ‘#øsoundti,omap-twl4030 $cm-t35 -$regulator-vddvarioregulator-fixed ¿vddvario 6ø regulator-vdd33aregulator-fixed¿vdd33a 6ø wl12xx_vmmc2regulator-fixed¿vw1271Œdefaultš%Îw@æw@ ø  N  Jøùwl12xx_vaux2regulator-fixed¿vwl1271_vaux2Îw@æw@ ]&øúencoder ti,tfp410 hôŒdefaultš'ports+port@0™endpoint ‘(øport@1™endpoint ‘)ø*dvi-connectordvi-connectorvdviportendpoint ‘*ø)audio_ampregulator-fixed ¿audio_ampŒdefaultš+ øô 6 compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplyvqmmc-supplynon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modeti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highvin-supplypowerdown-gpios