Ð þí ›8Œ( T6openpandora,omap3-pandora-600mhzti,omap3430ti,omap3 +7Pandora Handheld Consolechosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000!s/ocp@68000000/spi@48098000/lcd@1cpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜpmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5SÿÜåpinmux_mmc1_pins0pÜõpinmux_mmc2_pinsPp(*,.02468:Üøpinmux_dss_dpi_pinsèp¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚ^Ü pinmux_uart3_pinspnApÜæpinmux_leds_pins p$&`bÜpinmux_button_pinsˆpàâäæèêìîðòôöøúüþ¢Üpinmux_penirq_pinspÜÜîpinmux_twl4030_pinsp°AÜèscm_conf@270sysconsimple-busˆp0+ ùp0Üpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°„pbias_mmc_omap2430‹pbias_mmc_omap2430šw@²-ÆÀÜôclocks+mcbsp5_mux_fck@68Êti,composite-mux-clockŒ×ˆhÜ mcbsp5_fckÊti,composite-clockŒ Ümcbsp1_mux_fck@4Êti,composite-mux-clockŒ×ˆÜ mcbsp1_fckÊti,composite-clockŒ Üýmcbsp2_mux_fck@4Êti,composite-mux-clockŒ ׈Ümcbsp2_fckÊti,composite-clockŒ Üÿmcbsp3_mux_fck@68Êti,composite-mux-clockŒ ˆhÜmcbsp3_fckÊti,composite-clockŒÜmcbsp4_mux_fck@68Êti,composite-mux-clockŒ ׈hÜmcbsp4_fckÊti,composite-clockŒÜclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿpinmux_twl4030_vpins pÜétarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lärevsyscsyssî û Œ“ick+ ùH ` aes1@0 ti,omap3-aesˆPä  txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLärevsyscsyssî û Œ“ick+ ùH P aes2@0 ti,omap3-aesˆPäABtxrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckÊ fixed-clock%YÜosc_sys_ck@d40Ê ti,mux-clockŒˆ @Üsys_ck@1270Êti,divider-clockŒ×5ˆp@Ü!sys_clkout1@d70Êti,gate-clockŒˆ p×dpll3_x2_ckÊfixed-factor-clockŒWbdpll3_m2x2_ckÊfixed-factor-clockŒWbÜ dpll4_x2_ckÊfixed-factor-clockŒWbcorex2_fckÊfixed-factor-clockŒ WbÜ"wkup_l4_ickÊfixed-factor-clockŒ!WbÜQcorex2_d3_fckÊfixed-factor-clockŒ"Wb܈corex2_d5_fckÊfixed-factor-clockŒ"Wb܉clockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkÊ fixed-clock%omap_32k_fckÊ fixed-clock%€ÜCvirt_12m_ckÊ fixed-clock%·Üvirt_13m_ckÊ fixed-clock%Æ]@Üvirt_19200000_ckÊ fixed-clock%$øÜvirt_26000000_ckÊ fixed-clock%Œº€Üvirt_38_4m_ckÊ fixed-clock%IðÜdpll4_ck@d00Êti,omap3-dpll-per-clockŒ!!ˆ D 0Üdpll4_m2_ck@d48Êti,divider-clockŒ5?ˆ H@Ü#dpll4_m2x2_mul_ckÊfixed-factor-clockŒ#WbÜ$dpll4_m2x2_ck@d00Êti,gate-clockŒ$׈ lÜ%omap_96m_alwon_fckÊfixed-factor-clockŒ%WbÜ,dpll3_ck@d00Êti,omap3-dpll-core-clockŒ!!ˆ @ 0Üdpll3_m3_ck@1140Êti,divider-clockŒ×5ˆ@@Ü&dpll3_m3x2_mul_ckÊfixed-factor-clockŒ&WbÜ'dpll3_m3x2_ck@d00Êti,gate-clockŒ'× ˆ lÜ(emu_core_alwon_ckÊfixed-factor-clockŒ(WbÜesys_altclkÊ fixed-clock%Ü1mcbsp_clksÊ fixed-clock%Üdpll3_m2_ck@d40Êti,divider-clockŒ×5ˆ @@Ücore_ckÊfixed-factor-clockŒWbÜ)dpll1_fck@940Êti,divider-clockŒ)×5ˆ @@Ü*dpll1_ck@904Êti,omap3-dpll-clockŒ!*ˆ  $ @ 4Üdpll1_x2_ckÊfixed-factor-clockŒWbÜ+dpll1_x2m2_ck@944Êti,divider-clockŒ+5ˆ D@Ü?cm_96m_fckÊfixed-factor-clockŒ,WbÜ-omap_96m_fck@d40Ê ti,mux-clockŒ-!׈ @ÜHdpll4_m3_ck@e40Êti,divider-clockŒ×5 ˆ@@Ü.dpll4_m3x2_mul_ckÊfixed-factor-clockŒ.WbÜ/dpll4_m3x2_ck@d00Êti,gate-clockŒ/׈ lÜ0omap_54m_fck@d40Ê ti,mux-clockŒ01׈ @Ü;cm_96m_d2_fckÊfixed-factor-clockŒ-WbÜ2omap_48m_fck@d40Ê ti,mux-clockŒ21׈ @Ü3omap_12m_fckÊfixed-factor-clockŒ3WbÜJdpll4_m4_ck@e40Êti,divider-clockŒ5ˆ@@Ü4dpll4_m4x2_mul_ckÊti,fixed-factor-clockŒ4‚��Ü5dpll4_m4x2_ck@d00Êti,gate-clockŒ5׈ l�ÜŒdpll4_m5_ck@f40Êti,divider-clockŒ5?ˆ@@Ü6dpll4_m5x2_mul_ckÊti,fixed-factor-clockŒ6‚��Ü7dpll4_m5x2_ck@d00Êti,gate-clockŒ7׈ l�Ümdpll4_m6_ck@1140Êti,divider-clockŒ×5?ˆ@@Ü8dpll4_m6x2_mul_ckÊfixed-factor-clockŒ8WbÜ9dpll4_m6x2_ck@d00Êti,gate-clockŒ9׈ lÜ:emu_per_alwon_ckÊfixed-factor-clockŒ:WbÜfclkout2_src_gate_ck@d70Ê ti,composite-no-wait-gate-clockŒ)׈ pÜ<clkout2_src_mux_ck@d70Êti,composite-mux-clockŒ)!-;ˆ pÜ=clkout2_src_ckÊti,composite-clockŒ<=Ü>sys_clkout2@d70Êti,divider-clockŒ>×5@ˆ p°mpu_ckÊfixed-factor-clockŒ?WbÜ@arm_fck@924Êti,divider-clockŒ@ˆ $5emu_mpu_alwon_ckÊfixed-factor-clockŒ@WbÜgl3_ick@a40Êti,divider-clockŒ)5ˆ @@ÜAl4_ick@a40Êti,divider-clockŒA×5ˆ @@ÜBrm_ick@c40Êti,divider-clockŒB×5ˆ @@gpt10_gate_fck@a00Êti,composite-gate-clockŒ!× ˆ ÜDgpt10_mux_fck@a40Êti,composite-mux-clockŒC!׈ @ÜEgpt10_fckÊti,composite-clockŒDEgpt11_gate_fck@a00Êti,composite-gate-clockŒ!× ˆ ÜFgpt11_mux_fck@a40Êti,composite-mux-clockŒC!׈ @ÜGgpt11_fckÊti,composite-clockŒFGcore_96m_fckÊfixed-factor-clockŒHWbÜmmchs2_fck@a00Êti,wait-gate-clockŒˆ ×Ü·mmchs1_fck@a00Êti,wait-gate-clockŒˆ ×ܸi2c3_fck@a00Êti,wait-gate-clockŒˆ ×ܹi2c2_fck@a00Êti,wait-gate-clockŒˆ ×ܺi2c1_fck@a00Êti,wait-gate-clockŒˆ ×Ü»mcbsp5_gate_fck@a00Êti,composite-gate-clockŒ× ˆ Ümcbsp1_gate_fck@a00Êti,composite-gate-clockŒ× ˆ Ü core_48m_fckÊfixed-factor-clockŒ3WbÜImcspi4_fck@a00Êti,wait-gate-clockŒIˆ ×ܼmcspi3_fck@a00Êti,wait-gate-clockŒIˆ ×ܽmcspi2_fck@a00Êti,wait-gate-clockŒIˆ ×ܾmcspi1_fck@a00Êti,wait-gate-clockŒIˆ ×Ü¿uart2_fck@a00Êti,wait-gate-clockŒIˆ ×ÜÀuart1_fck@a00Êti,wait-gate-clockŒIˆ × ÜÁcore_12m_fckÊfixed-factor-clockŒJWbÜKhdq_fck@a00Êti,wait-gate-clockŒKˆ ×ÜÂcore_l3_ickÊfixed-factor-clockŒAWbÜLsdrc_ick@a10Êti,wait-gate-clockŒLˆ ×Ü�gpmc_fckÊfixed-factor-clockŒLWbcore_l4_ickÊfixed-factor-clockŒBWbÜMmmchs2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÃmmchs1_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÄhdq_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÅmcspi4_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÆmcspi3_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÇmcspi2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÈmcspi1_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÉi2c3_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÊi2c2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜËi2c1_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÌuart2_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÍuart1_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÎgpt11_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÏgpt10_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÐmcbsp5_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÑmcbsp1_ick@a10Êti,omap3-interface-clockŒMˆ × ÜÒomapctrl_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÓdss_tv_fck@e00Êti,gate-clockŒ;ˆ×ܲdss_96m_fck@e00Êti,gate-clockŒHˆ×ܳdss2_alwon_fck@e00Êti,gate-clockŒ!ˆ×Ü´dummy_ckÊ fixed-clock%gpt1_gate_fck@c00Êti,composite-gate-clockŒ!׈ ÜNgpt1_mux_fck@c40Êti,composite-mux-clockŒC!ˆ @ÜOgpt1_fckÊti,composite-clockŒNOÜaes2_ick@a10Êti,omap3-interface-clockŒM׈ Üwkup_32k_fckÊfixed-factor-clockŒCWbÜPgpio1_dbck@c00Êti,gate-clockŒPˆ ×Ü©sha12_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÔwdt2_fck@c00Êti,wait-gate-clockŒPˆ ×ܪwdt2_ick@c10Êti,omap3-interface-clockŒQˆ ×Ü«wdt1_ick@c10Êti,omap3-interface-clockŒQˆ ×ܬgpio1_ick@c10Êti,omap3-interface-clockŒQˆ ×Ü­omap_32ksync_ick@c10Êti,omap3-interface-clockŒQˆ ×Ü®gpt12_ick@c10Êti,omap3-interface-clockŒQˆ ×ܯgpt1_ick@c10Êti,omap3-interface-clockŒQˆ ×ܰper_96m_fckÊfixed-factor-clockŒ,WbÜ per_48m_fckÊfixed-factor-clockŒ3WbÜRuart3_fck@1000Êti,wait-gate-clockŒRˆ× Ü�gpt2_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜSgpt2_mux_fck@1040Êti,composite-mux-clockŒC!ˆ@ÜTgpt2_fckÊti,composite-clockŒSTÜgpt3_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜUgpt3_mux_fck@1040Êti,composite-mux-clockŒC!׈@ÜVgpt3_fckÊti,composite-clockŒUVgpt4_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜWgpt4_mux_fck@1040Êti,composite-mux-clockŒC!׈@ÜXgpt4_fckÊti,composite-clockŒWXgpt5_gate_fck@1000Êti,composite-gate-clockŒ!׈ÜYgpt5_mux_fck@1040Êti,composite-mux-clockŒC!׈@ÜZgpt5_fckÊti,composite-clockŒYZgpt6_gate_fck@1000Êti,composite-gate-clockŒ!׈Ü[gpt6_mux_fck@1040Êti,composite-mux-clockŒC!׈@Ü\gpt6_fckÊti,composite-clockŒ[\gpt7_gate_fck@1000Êti,composite-gate-clockŒ!׈Ü]gpt7_mux_fck@1040Êti,composite-mux-clockŒC!׈@Ü^gpt7_fckÊti,composite-clockŒ]^gpt8_gate_fck@1000Êti,composite-gate-clockŒ!× ˆÜ_gpt8_mux_fck@1040Êti,composite-mux-clockŒC!׈@Ü`gpt8_fckÊti,composite-clockŒ_`gpt9_gate_fck@1000Êti,composite-gate-clockŒ!× ˆÜagpt9_mux_fck@1040Êti,composite-mux-clockŒC!׈@Übgpt9_fckÊti,composite-clockŒabper_32k_alwon_fckÊfixed-factor-clockŒCWbÜcgpio6_dbck@1000Êti,gate-clockŒcˆ×Ü�gpio5_dbck@1000Êti,gate-clockŒcˆ×Ü‘gpio4_dbck@1000Êti,gate-clockŒcˆ×Ü’gpio3_dbck@1000Êti,gate-clockŒcˆ×Ü“gpio2_dbck@1000Êti,gate-clockŒcˆ× Ü”wdt3_fck@1000Êti,wait-gate-clockŒcˆ× Ü•per_l4_ickÊfixed-factor-clockŒBWbÜdgpio6_ick@1010Êti,omap3-interface-clockŒdˆ×Ü–gpio5_ick@1010Êti,omap3-interface-clockŒdˆ×Ü—gpio4_ick@1010Êti,omap3-interface-clockŒdˆ×ܘgpio3_ick@1010Êti,omap3-interface-clockŒdˆ×Ü™gpio2_ick@1010Êti,omap3-interface-clockŒdˆ× Üšwdt3_ick@1010Êti,omap3-interface-clockŒdˆ× Ü›uart3_ick@1010Êti,omap3-interface-clockŒdˆ× Üœuart4_ick@1010Êti,omap3-interface-clockŒdˆ×Ü�gpt9_ick@1010Êti,omap3-interface-clockŒdˆ× Üžgpt8_ick@1010Êti,omap3-interface-clockŒdˆ× ÜŸgpt7_ick@1010Êti,omap3-interface-clockŒdˆ×Ü gpt6_ick@1010Êti,omap3-interface-clockŒdˆ×Ü¡gpt5_ick@1010Êti,omap3-interface-clockŒdˆ×Ü¢gpt4_ick@1010Êti,omap3-interface-clockŒdˆ×Ü£gpt3_ick@1010Êti,omap3-interface-clockŒdˆ×ܤgpt2_ick@1010Êti,omap3-interface-clockŒdˆ×Ü¥mcbsp2_ick@1010Êti,omap3-interface-clockŒdˆ×ܦmcbsp3_ick@1010Êti,omap3-interface-clockŒdˆ×ܧmcbsp4_ick@1010Êti,omap3-interface-clockŒdˆ×ܨmcbsp2_gate_fck@1000Êti,composite-gate-clockŒ×ˆÜ mcbsp3_gate_fck@1000Êti,composite-gate-clockŒ×ˆÜmcbsp4_gate_fck@1000Êti,composite-gate-clockŒ×ˆÜemu_src_mux_ck@1140Ê ti,mux-clockŒ!efgˆ@Ühemu_src_ckÊti,clkdm-gate-clockŒhÜipclk_fck@1140Êti,divider-clockŒi×5ˆ@@pclkx2_fck@1140Êti,divider-clockŒi×5ˆ@@atclk_fck@1140Êti,divider-clockŒi×5ˆ@@traceclk_src_fck@1140Ê ti,mux-clockŒ!efg׈@Üjtraceclk_fck@1140Êti,divider-clockŒj× 5ˆ@@secure_32k_fckÊ fixed-clock%€Ükgpt12_fckÊfixed-factor-clockŒkWbÜwdt1_fckÊfixed-factor-clockŒkWbsecurity_l4_ick2Êfixed-factor-clockŒBWbÜlaes1_ick@a14Êti,omap3-interface-clockŒl׈ Ürng_ick@a14Êti,omap3-interface-clockŒlˆ ×Üþsha11_ick@a14Êti,omap3-interface-clockŒlˆ ×des1_ick@a14Êti,omap3-interface-clockŒlˆ ×cam_mclk@f00Êti,gate-clockŒm׈�cam_ick@f10Ê!ti,omap3-no-wait-interface-clockŒBˆ×ÜÛcsi2_96m_fck@f00Êti,gate-clockŒˆ×ÜÜsecurity_l3_ickÊfixed-factor-clockŒAWbÜnpka_ick@a14Êti,omap3-interface-clockŒnˆ ×icr_ick@a10Êti,omap3-interface-clockŒMˆ ×des2_ick@a10Êti,omap3-interface-clockŒMˆ ×mspro_ick@a10Êti,omap3-interface-clockŒMˆ ×mailboxes_ick@a10Êti,omap3-interface-clockŒMˆ ×ssi_l4_ickÊfixed-factor-clockŒBWbÜusr1_fck@c00Êti,wait-gate-clockŒ!ˆ ×Üsr2_fck@c00Êti,wait-gate-clockŒ!ˆ ×Üsr_l4_ickÊfixed-factor-clockŒBWbdpll2_fck@40Êti,divider-clockŒ)×5ˆ@@Üodpll2_ck@4Êti,omap3-dpll-clockŒ!oˆ$@4ÆØàÜpdpll2_m2_ck@44Êti,divider-clockŒp5ˆD@Üqiva2_ck@0Êti,wait-gate-clockŒqˆ×ÜÝmodem_fck@a00Êti,omap3-interface-clockŒ!ˆ ×ÜÞsad2d_ick@a10Êti,omap3-interface-clockŒAˆ ×Üßmad2d_ick@a18Êti,omap3-interface-clockŒAˆ ×Üàmspro_fck@a00Êti,wait-gate-clockŒˆ ×ssi_ssr_gate_fck_3430es2@a00Ê ti,composite-no-wait-gate-clockŒ"׈ Ürssi_ssr_div_fck_3430es2@a40Êti,composite-divider-clockŒ"׈ @$ôÜsssi_ssr_fck_3430es2Êti,composite-clockŒrsÜtssi_sst_fck_3430es2Êfixed-factor-clockŒtWbÜhsotgusb_ick_3430es2@a10Ê"ti,omap3-hsotgusb-interface-clockŒLˆ ×ÜŽssi_ick_3430es2@a10Êti,omap3-ssi-interface-clockŒuˆ ×Üusim_gate_fck@c00Êti,composite-gate-clockŒH× ˆ Ü€sys_d2_ckÊfixed-factor-clockŒ!WbÜwomap_96m_d2_fckÊfixed-factor-clockŒHWbÜxomap_96m_d4_fckÊfixed-factor-clockŒHWbÜyomap_96m_d8_fckÊfixed-factor-clockŒHWbÜzomap_96m_d10_fckÊfixed-factor-clockŒHWb Ü{dpll5_m2_d4_ckÊfixed-factor-clockŒvWbÜ|dpll5_m2_d8_ckÊfixed-factor-clockŒvWbÜ}dpll5_m2_d16_ckÊfixed-factor-clockŒvWbÜ~dpll5_m2_d20_ckÊfixed-factor-clockŒvWbÜusim_mux_fck@c40Êti,composite-mux-clock(Œ!wxyz{|}~׈ @@Ü�usim_fckÊti,composite-clockŒ€�usim_ick@c10Êti,omap3-interface-clockŒQˆ × ܱdpll5_ck@d04Êti,omap3-dpll-clockŒ!!ˆ  $ L 4ÆØÜ‚dpll5_m2_ck@d50Êti,divider-clockŒ‚5ˆ P@Üvsgx_gate_fck@b00Êti,composite-gate-clockŒ)׈ ÜŠcore_d3_ckÊfixed-factor-clockŒ)Wb܃core_d4_ckÊfixed-factor-clockŒ)WbÜ„core_d6_ckÊfixed-factor-clockŒ)WbÜ…omap_192m_alwon_fckÊfixed-factor-clockŒ%Wb܆core_d2_ckÊfixed-factor-clockŒ)Wb܇sgx_mux_fck@b40Êti,composite-mux-clock Œƒ„…-†‡ˆ‰ˆ @Ü‹sgx_fckÊti,composite-clockŒŠ‹Üsgx_ick@b10Êti,wait-gate-clockŒAˆ ×Üácpefuse_fck@a08Êti,gate-clockŒ!ˆ ×ÜÕts_fck@a08Êti,gate-clockŒCˆ ×ÜÖusbtll_fck@a08Êti,wait-gate-clockŒvˆ ×Ü×usbtll_ick@a18Êti,omap3-interface-clockŒMˆ ×ÜØmmchs3_ick@a10Êti,omap3-interface-clockŒMˆ ×ÜÙmmchs3_fck@a00Êti,wait-gate-clockŒˆ ×ÜÚdss1_alwon_fck_3430es2@e00Êti,dss-gate-clockŒŒ×ˆ�ܵdss_ick_3430es2@e10Êti,omap3-dss-interface-clockŒBˆ×ܶusbhost_120m_fck@1400Êti,gate-clockŒvˆ×Üâusbhost_48m_fck@1400Êti,dss-gate-clockŒ3ˆ×Üãusbhost_ick@1410Êti,omap3-dss-interface-clockŒBˆ×Üäclockdomainscore_l3_clkdmti,clockdomainŒ�Ždpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainŒidpll4_clkdmti,clockdomainŒwkup_clkdmti,clockdomain$Œ©ª«¬­®¯°±dss_clkdmti,clockdomainŒ²³´µ¶core_l4_clkdmti,clockdomain”Œ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainŒÛÜiva2_clkdmti,clockdomainŒÝdpll2_clkdmti,clockdomainŒpd2d_clkdmti,clockdomain ŒÞßàdpll5_clkdmti,clockdomainŒ‚sgx_clkdmti,clockdomainŒáusbhost_clkdmti,clockdomain Œâãätarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 ärevsyscûŒP®“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(ärevsyscsyssî#  û ŒL“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä  &`Ügpio@48310000ti,omap3-gpioˆH1äïgpio13EU Üügpio@49050000ti,omap3-gpioˆIäïgpio2EU gpio@49052000ti,omap3-gpioˆI äïgpio3EU Üïgpio@49054000ti,omap3-gpioˆI@ä ïgpio4EU Ügpio@49056000ti,omap3-gpioˆI`ä!ïgpio5EU Üñgpio@49058000ti,omap3-gpioˆI€ä"ïgpio6EU Üserial@4806a000ti,omap3-uartˆH  aH12txrxïuart1%Ülserial@4806c000ti,omap3-uartˆHÀaI34txrxïuart2%Ülserial@49020000ti,omap3-uartˆIaJån56txrxïuart3%Üludefaultƒæi2c@48070000 ti,omap3-i2cˆH€ä8txrx+ïi2c1%'¬@twl@48ˆHä Œç“fck ti,twl4030 udefaultƒèépowerti,twl4030-power-reset�audioti,twl4030-audiocodec�rtcti,twl4030-rtcä bciti,twl4030-bciä ±ê¿ë ËvacÜ0Ôè–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1š-ÆÀ²-ÆÀÜòregulator-vaux2ti,twl4030-vaux2šw@²w@Üregulator-vaux3ti,twl4030-vaux3š*¹€²*¹€regulator-vaux4ti,twl4030-vaux4š*¹€²*¹€Üðregulator-vdd1ti,twl4030-vdd1š 'À² Üregulator-vdacti,twl4030-vdacšw@²w@Ü regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1š:�²0°Üöregulator-vmmc2ti,twl4030-vmmc2š:�²0°Üùregulator-vusb1v5ti,twl4030-vusb1v5Üìregulator-vusb1v8ti,twl4030-vusb1v8Üíregulator-vusb3v1ti,twl4030-vusb3v1Üêregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2šw@²w@Ü regulator-vsimti,twl4030-vsimš*¹€²*¹€ógpioti,twl4030-gpioEU Ü÷twl4030-usbti,twl4030-usbä ìí#ê1:Üpwmti,twl4030-pwmEpwmledti,twl4030-pwmledEpwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadäP`¬s  $12 #09"/Ð!. -%,&*madcti,twl4030-madcä€Üëi2c@48072000 ti,omap3-i2cˆH €ä9txrx+ïi2c2%† i2c@48060000 ti,omap3-i2cˆH€ä=txrx+ïi2c3%† bq27500@55 ti,bq27500ˆUmailbox@48094000ti,omap3-mailboxïmailboxˆH @ä’ž°dsp  Íspi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1Ø@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0ˆ ti,tsc2046æB@udefaultƒî ïä øïð@"+À4(DÿTlcd@1ˆtpo,td043mtea1憠bktlcd zñòportendpoint†óÜ spi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2Ø +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3Ø tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4ØFGtx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1–=>txrx£ôudefaultƒõ°ö¼ Æ÷mmc@480b4000ti,omap3-hsmmcˆH @äVïmmc2/0txrxudefaultƒø°ù¼ Æ÷mmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc3MNtxrx°ú¼ÏÝîudefaultƒû+wifi@1 ti,wl1251ˆ üämmu@480bd400ti,omap2-iommuˆH Ô€äïmmu_isp#Ümmu@5d000000ti,omap2-iommuˆ]€äïmmu_iva 3disabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿämpu ä;< :commontxrxJ€ïmcbsp1 txrxŒý“fck 3disabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H Därevsyscsyssîû Œþ“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ ämpusidetoneä>?:commontxrxsidetoneJïmcbsp2mcbsp2_sidetone!"txrxŒÿ¦“fckick 3disabledmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ ämpusidetoneäYZ:commontxrxsidetoneJ€ïmcbsp3mcbsp3_sidetonetxrxŒ§“fckick 3disabledmcbsp@49026000ti,omap3-mcbspˆI`ÿämpu ä67 :commontxrxJ€ïmcbsp4txrxŒ“fckY 3disabledmcbsp@48096000ti,omap3-mcbspˆH `ÿämpu äQR :commontxrxJ€ïmcbsp5txrxŒ“fck 3disabledsham@480c3000ti,omap3-shamïshamˆH 0dä1Erxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€ärevsyscsyssî' û Œ°“fckick+ ùH1€j~timer@0ti,omap3430-timerˆ€Œ“fckä%‰˜¨Ctarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I ärevsyscsyssî' û Œ¥“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5¿timer@4903a000ti,omap3430-timerˆI ä*ïtimer6¿timer@4903c000ti,omap3430-timerˆIÀä+ïtimer7¿timer@4903e000ti,omap3430-timerˆIàä,ïtimer8Ì¿timer@49040000ti,omap3430-timerˆIä-ïtimer9Ìtimer@48086000ti,omap3430-timerˆH`ä.ïtimer10Ìtimer@48088000ti,omap3430-timerˆH€ä/ïtimer11Ìtarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@ärevsyscsyssî' û Œ¯“fckick+ ùH0@timer@0ti,omap3430-timerˆä_‰Ùusbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ù éehci-phyohci@48064400ti,ohci-omap3ˆHDäLôehci@48064800 ti,ehci-omapˆHHäM gpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐärxtx+ EUù0Ünand@0,0ti,omap2-nand ˆ ä/>swN_m,,‘ "³,Æ(Õ6ä@óRR('?+x-loader@0txloaderˆbootloaders@80000tubootˆbootloaders_env@260000 tuboot-envˆ&kernel@280000tbootˆ( filesystem@c80000trootfsˆÈusb_otg_hs@480ab000ti,omap3-musbˆH °ä\]:mcdma ïusb_otg_hsQ\d m|  „usb2-phy5Ž2dss@48050000 ti,omap3-dssˆH3okay ïdss_coreŒµ“fck+ùudefaultƒ ” dispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒµ“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ äprotophypllä 3disabled ïdss_dsi1Œµ´ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH 3disabled ïdss_rfbiŒµ¶“fckickencoder@48050c00ti,omap3-vencˆH 3okay ïdss_vencŒ²“fck¤ portendpoint† °Üportendpoint† ¼Üóssi-controller@48058000 ti,omap3-ssiïssi3okayˆH€H�äsysgddäG:gdd_mpu+ù Œt “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨ätxrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸ätxrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿudefaultƒpinmux_hsusb2_2_pins0p   " Üpinmux_mmc3_pins0p  Üûpinmux_control_pins0p Üisp@480bc000 ti,omap3-ispˆH ÀüH Ø|äÇ„lÎÊports+bandgap@48002524ˆH%$ti,omap34xx-bandgapÚÜtarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$äsyscfck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH �$äsyscfck+ ùH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPärevŒá“fckick+ ùP@opp-tableoperating-points-v2-ti-cpu„Üopp1-125000000ðsY@ ÷à˜à˜à˜ ÿÿÿÿopp2-250000000ðæ²€ ÷g8g8g8 ÿÿÿÿ opp3-500000000ðÍe ÷O€O€O€ ÿÿÿÿopp4-550000000ð ÈU€ ÷txtxtx ÿÿÿÿopp5-600000000ð#ÃF ÷™p™p™p ÿÿÿÿopp6-720000000ð*êT ÷™p™p™p ÿÿÿÿ "thermal-zonescpu_thermal -ú Cè QN  ^tripscpu_alert n8€ zЃpassiveÜcpu_crit n_� zÐ ƒcriticalcooling-mapsmap0 … Šÿÿÿÿÿÿÿÿmemory@80000000|memoryˆ€ oscillatorÊ fixed-clock%Œº€Üçconnectorconnector-analog-tvttvportendpoint†Ü gpio-leds gpio-ledsudefaultƒled1 tpandora::sd1 €ñ ™mmc0 ¯offled2 tpandora::sd2 €ñ ™mmc1 ¯offled3tpandora::bluetooth €ñ ™heartbeat ¯offled4tpandora::wifi €ñ ™mmc2 ¯offgpio-keys gpio-keysudefaultƒup-buttontup ½g €Tdown-buttontdown ½l €Tleft-buttontleft ½i €Tright-buttontright ½j €Tpageup-buttontgame 1 ½h € Tpagedown-buttontgame 3 ½m € Thome-buttontgame 4 ½f €Tend-buttontgame 2 ½k €Tright-shifttl ½6 €Tkp-plustl2 ½N €Tright-ctrltr ½a € Tkp-minustr2 ½J € Tleft-ctrltctrl ½ €Tmenutmenu ½‹ €Tholdthold ½˜ €Tleft-alttalt ½8 €Tlidtlid ½ È € hsusb2_phyusb-nop-xceiv zü:Üfixed-regulator-usb_host_5vregulator-fixed ‹usb_host_5všLK@²LK@ó Ù ë fixed-regulator-wg7210_enregulator-fixed‹vwlanšw@²w@ þÃP ë üÜúfixed-regulator-wg7210_32kregulator-fixed ‹wg7210_32kšw@²w@ó ë ÷  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,use_poweroffti,ramp_delay_valuebci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourcespi-cpolspi-cphalabelreset-gpiosremote-endpointti,dual-voltpbias-supplyvmmc-supplybus-widthcd-gpiosnon-removableti,non-removablecap-power-off-cardti,wl1251-has-eeprom#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda-supplyti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,default-triggerdefault-statelinux,codelinux,input-typeregulator-boot-onenable-active-highstartup-delay-us