Ð þí"8À( bˆHgumstix,omap3-overo-chestnut43gumstix,omap3-overoti,omap3430ti,omap3 +%7OMAP35xx Gumstix Overo on Chestnut43chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐpmu@54000000arm,cortex-a8-pmuˆT€Øãdebugsssocti,omap-inframpu ti,omap3-mpuãmpuiva ti,iva2.2ãivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhØ +íãl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ íHscm@2000ti,omap3-scmsimple-busˆ + í pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ô)GÿddefaultrÐæpinmux_uart2_pins |<>@BÐåpinmux_i2c1_pins|ŠŒÐèpinmux_mmc1_pins0|Ð÷pinmux_mmc2_pins0|(*,.02Ðùpinmux_w3cbw003c_pins|„lÐpinmux_hsusb2_pins@|¤ ¦ ¨ ª ¬ ® Ž�Ðpinmux_twl4030_pins|°AÐépinmux_i2c3_pins|’”Ðïpinmux_uart3_pins|npÐçpinmux_dss_dpi_pinsà|¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÐ pinmux_lte430_pins|DÐpinmux_backlight_pins|FÐ!pinmux_mcspi1_pins |˜šœžÐòpinmux_ads7846_pins| Ðóscm_conf@270sysconsimple-busˆp0+ íp0Ðpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°�pbias_mmc_omap2430—pbias_mmc_omap2430¦w@¾-ÆÀÐöclocks+mcbsp5_mux_fck@68Öti,composite-mux-clockŒãˆhÐ mcbsp5_fckÖti,composite-clockŒ Ðmcbsp1_mux_fck@4Öti,composite-mux-clockŒãˆÐ mcbsp1_fckÖti,composite-clockŒ Ðümcbsp2_mux_fck@4Öti,composite-mux-clockŒ ãˆÐmcbsp2_fckÖti,composite-clockŒ Ðþmcbsp3_mux_fck@68Öti,composite-mux-clockŒ ˆhÐmcbsp3_fckÖti,composite-clockŒÐÿmcbsp4_mux_fck@68Öti,composite-mux-clockŒ ãˆhÐmcbsp4_fckÖti,composite-clockŒÐclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ô)Gÿpinmux_twl4030_vpins |Ðêtarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lðrevsyscsyssú Œ“ick+ íH ` aes1@0 ti,omap3-aesˆPØ"  'txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLðrevsyscsyssú Œ“ick+ íH P aes2@0 ti,omap3-aesˆPØ"AB'txrxprm@48306000 ti,omap3-prmˆH0`@Ø clocks+virt_16_8m_ckÖ fixed-clock1YÐosc_sys_ck@d40Ö ti,mux-clockŒˆ @Ðsys_ck@1270Öti,divider-clockŒãAˆpLÐ!sys_clkout1@d70Öti,gate-clockŒˆ pãdpll3_x2_ckÖfixed-factor-clockŒcndpll3_m2x2_ckÖfixed-factor-clockŒcnÐ dpll4_x2_ckÖfixed-factor-clockŒcncorex2_fckÖfixed-factor-clockŒ cnÐ"wkup_l4_ickÖfixed-factor-clockŒ!cnÐQcorex2_d3_fckÖfixed-factor-clockŒ"cnЈcorex2_d5_fckÖfixed-factor-clockŒ"cnЉclockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkÖ fixed-clock1omap_32k_fckÖ fixed-clock1€ÐCvirt_12m_ckÖ fixed-clock1·Ðvirt_13m_ckÖ fixed-clock1Æ]@Ðvirt_19200000_ckÖ fixed-clock1$øÐvirt_26000000_ckÖ fixed-clock1Œº€Ðvirt_38_4m_ckÖ fixed-clock1IðÐdpll4_ck@d00Öti,omap3-dpll-per-clockŒ!!ˆ D 0Ðdpll4_m2_ck@d48Öti,divider-clockŒA?ˆ HLÐ#dpll4_m2x2_mul_ckÖfixed-factor-clockŒ#cnÐ$dpll4_m2x2_ck@d00Öti,gate-clockŒ$㈠xÐ%omap_96m_alwon_fckÖfixed-factor-clockŒ%cnÐ,dpll3_ck@d00Öti,omap3-dpll-core-clockŒ!!ˆ @ 0Ðdpll3_m3_ck@1140Öti,divider-clockŒãAˆ@LÐ&dpll3_m3x2_mul_ckÖfixed-factor-clockŒ&cnÐ'dpll3_m3x2_ck@d00Öti,gate-clockŒ'ã ˆ xÐ(emu_core_alwon_ckÖfixed-factor-clockŒ(cnÐesys_altclkÖ fixed-clock1Ð1mcbsp_clksÖ fixed-clock1Ðdpll3_m2_ck@d40Öti,divider-clockŒãAˆ @LÐcore_ckÖfixed-factor-clockŒcnÐ)dpll1_fck@940Öti,divider-clockŒ)ãAˆ @LÐ*dpll1_ck@904Öti,omap3-dpll-clockŒ!*ˆ  $ @ 4Ðdpll1_x2_ckÖfixed-factor-clockŒcnÐ+dpll1_x2m2_ck@944Öti,divider-clockŒ+Aˆ DLÐ?cm_96m_fckÖfixed-factor-clockŒ,cnÐ-omap_96m_fck@d40Ö ti,mux-clockŒ-!㈠@ÐHdpll4_m3_ck@e40Öti,divider-clockŒãA ˆ@LÐ.dpll4_m3x2_mul_ckÖfixed-factor-clockŒ.cnÐ/dpll4_m3x2_ck@d00Öti,gate-clockŒ/㈠xÐ0omap_54m_fck@d40Ö ti,mux-clockŒ01㈠@Ð;cm_96m_d2_fckÖfixed-factor-clockŒ-cnÐ2omap_48m_fck@d40Ö ti,mux-clockŒ21㈠@Ð3omap_12m_fckÖfixed-factor-clockŒ3cnÐJdpll4_m4_ck@e40Öti,divider-clockŒAˆ@LÐ4dpll4_m4x2_mul_ckÖti,fixed-factor-clockŒ4Žœ©Ð5dpll4_m4x2_ck@d00Öti,gate-clockŒ5㈠x©ÐŒdpll4_m5_ck@f40Öti,divider-clockŒA?ˆ@LÐ6dpll4_m5x2_mul_ckÖti,fixed-factor-clockŒ6Žœ©Ð7dpll4_m5x2_ck@d00Öti,gate-clockŒ7㈠x©Ðmdpll4_m6_ck@1140Öti,divider-clockŒãA?ˆ@LÐ8dpll4_m6x2_mul_ckÖfixed-factor-clockŒ8cnÐ9dpll4_m6x2_ck@d00Öti,gate-clockŒ9㈠xÐ:emu_per_alwon_ckÖfixed-factor-clockŒ:cnÐfclkout2_src_gate_ck@d70Ö ti,composite-no-wait-gate-clockŒ)㈠pÐ<clkout2_src_mux_ck@d70Öti,composite-mux-clockŒ)!-;ˆ pÐ=clkout2_src_ckÖti,composite-clockŒ<=Ð>sys_clkout2@d70Öti,divider-clockŒ>ãA@ˆ p¼mpu_ckÖfixed-factor-clockŒ?cnÐ@arm_fck@924Öti,divider-clockŒ@ˆ $Aemu_mpu_alwon_ckÖfixed-factor-clockŒ@cnÐgl3_ick@a40Öti,divider-clockŒ)Aˆ @LÐAl4_ick@a40Öti,divider-clockŒAãAˆ @LÐBrm_ick@c40Öti,divider-clockŒBãAˆ @Lgpt10_gate_fck@a00Öti,composite-gate-clockŒ!ã ˆ ÐDgpt10_mux_fck@a40Öti,composite-mux-clockŒC!㈠@ÐEgpt10_fckÖti,composite-clockŒDEgpt11_gate_fck@a00Öti,composite-gate-clockŒ!ã ˆ ÐFgpt11_mux_fck@a40Öti,composite-mux-clockŒC!㈠@ÐGgpt11_fckÖti,composite-clockŒFGcore_96m_fckÖfixed-factor-clockŒHcnÐmmchs2_fck@a00Öti,wait-gate-clockŒˆ ãзmmchs1_fck@a00Öti,wait-gate-clockŒˆ ãиi2c3_fck@a00Öti,wait-gate-clockŒˆ ãйi2c2_fck@a00Öti,wait-gate-clockŒˆ ãкi2c1_fck@a00Öti,wait-gate-clockŒˆ ãлmcbsp5_gate_fck@a00Öti,composite-gate-clockŒã ˆ Ðmcbsp1_gate_fck@a00Öti,composite-gate-clockŒã ˆ Ð core_48m_fckÖfixed-factor-clockŒ3cnÐImcspi4_fck@a00Öti,wait-gate-clockŒIˆ ãмmcspi3_fck@a00Öti,wait-gate-clockŒIˆ ãнmcspi2_fck@a00Öti,wait-gate-clockŒIˆ ãоmcspi1_fck@a00Öti,wait-gate-clockŒIˆ ãпuart2_fck@a00Öti,wait-gate-clockŒIˆ ãÐÀuart1_fck@a00Öti,wait-gate-clockŒIˆ ã ÐÁcore_12m_fckÖfixed-factor-clockŒJcnÐKhdq_fck@a00Öti,wait-gate-clockŒKˆ ãÐÂcore_l3_ickÖfixed-factor-clockŒAcnÐLsdrc_ick@a10Öti,wait-gate-clockŒLˆ ãÐ�gpmc_fckÖfixed-factor-clockŒLcncore_l4_ickÖfixed-factor-clockŒBcnÐMmmchs2_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÃmmchs1_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÄhdq_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÅmcspi4_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÆmcspi3_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÇmcspi2_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÈmcspi1_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÉi2c3_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÊi2c2_ick@a10Öti,omap3-interface-clockŒMˆ ãÐËi2c1_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÌuart2_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÍuart1_ick@a10Öti,omap3-interface-clockŒMˆ ã ÐÎgpt11_ick@a10Öti,omap3-interface-clockŒMˆ ã ÐÏgpt10_ick@a10Öti,omap3-interface-clockŒMˆ ã ÐÐmcbsp5_ick@a10Öti,omap3-interface-clockŒMˆ ã ÐÑmcbsp1_ick@a10Öti,omap3-interface-clockŒMˆ ã ÐÒomapctrl_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÓdss_tv_fck@e00Öti,gate-clockŒ;ˆãвdss_96m_fck@e00Öti,gate-clockŒHˆãгdss2_alwon_fck@e00Öti,gate-clockŒ!ˆãдdummy_ckÖ fixed-clock1gpt1_gate_fck@c00Öti,composite-gate-clockŒ!㈠ÐNgpt1_mux_fck@c40Öti,composite-mux-clockŒC!ˆ @ÐOgpt1_fckÖti,composite-clockŒNOÐaes2_ick@a10Öti,omap3-interface-clockŒM㈠Ðwkup_32k_fckÖfixed-factor-clockŒCcnÐPgpio1_dbck@c00Öti,gate-clockŒPˆ ãЩsha12_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÔwdt2_fck@c00Öti,wait-gate-clockŒPˆ ãЪwdt2_ick@c10Öti,omap3-interface-clockŒQˆ ãЫwdt1_ick@c10Öti,omap3-interface-clockŒQˆ ãЬgpio1_ick@c10Öti,omap3-interface-clockŒQˆ ãЭomap_32ksync_ick@c10Öti,omap3-interface-clockŒQˆ ãЮgpt12_ick@c10Öti,omap3-interface-clockŒQˆ ãЯgpt1_ick@c10Öti,omap3-interface-clockŒQˆ ãаper_96m_fckÖfixed-factor-clockŒ,cnÐ per_48m_fckÖfixed-factor-clockŒ3cnÐRuart3_fck@1000Öti,wait-gate-clockŒRˆã Ð�gpt2_gate_fck@1000Öti,composite-gate-clockŒ!ãˆÐSgpt2_mux_fck@1040Öti,composite-mux-clockŒC!ˆ@ÐTgpt2_fckÖti,composite-clockŒSTÐgpt3_gate_fck@1000Öti,composite-gate-clockŒ!ãˆÐUgpt3_mux_fck@1040Öti,composite-mux-clockŒC!ãˆ@ÐVgpt3_fckÖti,composite-clockŒUVgpt4_gate_fck@1000Öti,composite-gate-clockŒ!ãˆÐWgpt4_mux_fck@1040Öti,composite-mux-clockŒC!ãˆ@ÐXgpt4_fckÖti,composite-clockŒWXgpt5_gate_fck@1000Öti,composite-gate-clockŒ!ãˆÐYgpt5_mux_fck@1040Öti,composite-mux-clockŒC!ãˆ@ÐZgpt5_fckÖti,composite-clockŒYZgpt6_gate_fck@1000Öti,composite-gate-clockŒ!ãˆÐ[gpt6_mux_fck@1040Öti,composite-mux-clockŒC!ãˆ@Ð\gpt6_fckÖti,composite-clockŒ[\gpt7_gate_fck@1000Öti,composite-gate-clockŒ!ãˆÐ]gpt7_mux_fck@1040Öti,composite-mux-clockŒC!ãˆ@Ð^gpt7_fckÖti,composite-clockŒ]^gpt8_gate_fck@1000Öti,composite-gate-clockŒ!ã ˆÐ_gpt8_mux_fck@1040Öti,composite-mux-clockŒC!ãˆ@Ð`gpt8_fckÖti,composite-clockŒ_`gpt9_gate_fck@1000Öti,composite-gate-clockŒ!ã ˆÐagpt9_mux_fck@1040Öti,composite-mux-clockŒC!ãˆ@Ðbgpt9_fckÖti,composite-clockŒabper_32k_alwon_fckÖfixed-factor-clockŒCcnÐcgpio6_dbck@1000Öti,gate-clockŒcˆãÐ�gpio5_dbck@1000Öti,gate-clockŒcˆãБgpio4_dbck@1000Öti,gate-clockŒcˆãÐ’gpio3_dbck@1000Öti,gate-clockŒcˆãГgpio2_dbck@1000Öti,gate-clockŒcˆã Дwdt3_fck@1000Öti,wait-gate-clockŒcˆã Еper_l4_ickÖfixed-factor-clockŒBcnÐdgpio6_ick@1010Öti,omap3-interface-clockŒdˆãЖgpio5_ick@1010Öti,omap3-interface-clockŒdˆãЗgpio4_ick@1010Öti,omap3-interface-clockŒdˆãИgpio3_ick@1010Öti,omap3-interface-clockŒdˆãЙgpio2_ick@1010Öti,omap3-interface-clockŒdˆã Кwdt3_ick@1010Öti,omap3-interface-clockŒdˆã Лuart3_ick@1010Öti,omap3-interface-clockŒdˆã Мuart4_ick@1010Öti,omap3-interface-clockŒdˆãÐ�gpt9_ick@1010Öti,omap3-interface-clockŒdˆã Оgpt8_ick@1010Öti,omap3-interface-clockŒdˆã Пgpt7_ick@1010Öti,omap3-interface-clockŒdˆãРgpt6_ick@1010Öti,omap3-interface-clockŒdˆãСgpt5_ick@1010Öti,omap3-interface-clockŒdˆãТgpt4_ick@1010Öti,omap3-interface-clockŒdˆãУgpt3_ick@1010Öti,omap3-interface-clockŒdˆãФgpt2_ick@1010Öti,omap3-interface-clockŒdˆãÐ¥mcbsp2_ick@1010Öti,omap3-interface-clockŒdˆãЦmcbsp3_ick@1010Öti,omap3-interface-clockŒdˆãЧmcbsp4_ick@1010Öti,omap3-interface-clockŒdˆãШmcbsp2_gate_fck@1000Öti,composite-gate-clockŒãˆÐ mcbsp3_gate_fck@1000Öti,composite-gate-clockŒãˆÐmcbsp4_gate_fck@1000Öti,composite-gate-clockŒãˆÐemu_src_mux_ck@1140Ö ti,mux-clockŒ!efgˆ@Ðhemu_src_ckÖti,clkdm-gate-clockŒhÐipclk_fck@1140Öti,divider-clockŒiãAˆ@Lpclkx2_fck@1140Öti,divider-clockŒiãAˆ@Latclk_fck@1140Öti,divider-clockŒiãAˆ@Ltraceclk_src_fck@1140Ö ti,mux-clockŒ!efgãˆ@Ðjtraceclk_fck@1140Öti,divider-clockŒjã Aˆ@Lsecure_32k_fckÖ fixed-clock1€Ðkgpt12_fckÖfixed-factor-clockŒkcnÐwdt1_fckÖfixed-factor-clockŒkcnsecurity_l4_ick2Öfixed-factor-clockŒBcnÐlaes1_ick@a14Öti,omap3-interface-clockŒl㈠Ðrng_ick@a14Öti,omap3-interface-clockŒlˆ ãÐýsha11_ick@a14Öti,omap3-interface-clockŒlˆ ãdes1_ick@a14Öti,omap3-interface-clockŒlˆ ãcam_mclk@f00Öti,gate-clockŒm㈩cam_ick@f10Ö!ti,omap3-no-wait-interface-clockŒBˆãÐÛcsi2_96m_fck@f00Öti,gate-clockŒˆãÐÜsecurity_l3_ickÖfixed-factor-clockŒAcnÐnpka_ick@a14Öti,omap3-interface-clockŒnˆ ãicr_ick@a10Öti,omap3-interface-clockŒMˆ ãdes2_ick@a10Öti,omap3-interface-clockŒMˆ ãmspro_ick@a10Öti,omap3-interface-clockŒMˆ ãmailboxes_ick@a10Öti,omap3-interface-clockŒMˆ ãssi_l4_ickÖfixed-factor-clockŒBcnÐusr1_fck@c00Öti,wait-gate-clockŒ!ˆ ãÐsr2_fck@c00Öti,wait-gate-clockŒ!ˆ ãÐsr_l4_ickÖfixed-factor-clockŒBcndpll2_fck@40Öti,divider-clockŒ)ãAˆ@LÐodpll2_ck@4Öti,omap3-dpll-clockŒ!oˆ$@4ÒäìÐpdpll2_m2_ck@44Öti,divider-clockŒpAˆDLÐqiva2_ck@0Öti,wait-gate-clockŒqˆãÐÝmodem_fck@a00Öti,omap3-interface-clockŒ!ˆ ãÐÞsad2d_ick@a10Öti,omap3-interface-clockŒAˆ ãÐßmad2d_ick@a18Öti,omap3-interface-clockŒAˆ ãÐàmspro_fck@a00Öti,wait-gate-clockŒˆ ãssi_ssr_gate_fck_3430es2@a00Ö ti,composite-no-wait-gate-clockŒ"㈠Ðrssi_ssr_div_fck_3430es2@a40Öti,composite-divider-clockŒ"㈠@$Ðsssi_ssr_fck_3430es2Öti,composite-clockŒrsÐtssi_sst_fck_3430es2Öfixed-factor-clockŒtcnÐ hsotgusb_ick_3430es2@a10Ö"ti,omap3-hsotgusb-interface-clockŒLˆ ãÐŽssi_ick_3430es2@a10Öti,omap3-ssi-interface-clockŒuˆ ãÐusim_gate_fck@c00Öti,composite-gate-clockŒHã ˆ Ѐsys_d2_ckÖfixed-factor-clockŒ!cnÐwomap_96m_d2_fckÖfixed-factor-clockŒHcnÐxomap_96m_d4_fckÖfixed-factor-clockŒHcnÐyomap_96m_d8_fckÖfixed-factor-clockŒHcnÐzomap_96m_d10_fckÖfixed-factor-clockŒHcn Ð{dpll5_m2_d4_ckÖfixed-factor-clockŒvcnÐ|dpll5_m2_d8_ckÖfixed-factor-clockŒvcnÐ}dpll5_m2_d16_ckÖfixed-factor-clockŒvcnÐ~dpll5_m2_d20_ckÖfixed-factor-clockŒvcnÐusim_mux_fck@c40Öti,composite-mux-clock(Œ!wxyz{|}~㈠@LÐ�usim_fckÖti,composite-clockŒ€�usim_ick@c10Öti,omap3-interface-clockŒQˆ ã бdpll5_ck@d04Öti,omap3-dpll-clockŒ!!ˆ  $ L 4ÒäЂdpll5_m2_ck@d50Öti,divider-clockŒ‚Aˆ PLÐvsgx_gate_fck@b00Öti,composite-gate-clockŒ)㈠Њcore_d3_ckÖfixed-factor-clockŒ)cnЃcore_d4_ckÖfixed-factor-clockŒ)cnЄcore_d6_ckÖfixed-factor-clockŒ)cnÐ…omap_192m_alwon_fckÖfixed-factor-clockŒ%cnІcore_d2_ckÖfixed-factor-clockŒ)cnЇsgx_mux_fck@b40Öti,composite-mux-clock Œƒ„…-†‡ˆ‰ˆ @Ћsgx_fckÖti,composite-clockŒŠ‹Ðsgx_ick@b10Öti,wait-gate-clockŒAˆ ãÐácpefuse_fck@a08Öti,gate-clockŒ!ˆ ãÐÕts_fck@a08Öti,gate-clockŒCˆ ãÐÖusbtll_fck@a08Öti,wait-gate-clockŒvˆ ãÐ×usbtll_ick@a18Öti,omap3-interface-clockŒMˆ ãÐØmmchs3_ick@a10Öti,omap3-interface-clockŒMˆ ãÐÙmmchs3_fck@a00Öti,wait-gate-clockŒˆ ãÐÚdss1_alwon_fck_3430es2@e00Öti,dss-gate-clockŒŒãˆ©еdss_ick_3430es2@e10Öti,omap3-dss-interface-clockŒBˆãжusbhost_120m_fck@1400Öti,gate-clockŒvˆãÐâusbhost_48m_fck@1400Öti,dss-gate-clockŒ3ˆãÐãusbhost_ick@1410Öti,omap3-dss-interface-clockŒBˆãÐäclockdomainscore_l3_clkdmti,clockdomainŒ�Ždpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainŒidpll4_clkdmti,clockdomainŒwkup_clkdmti,clockdomain$Œ©ª«¬­®¯°±dss_clkdmti,clockdomainŒ²³´µ¶core_l4_clkdmti,clockdomain”Œ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainŒÛÜiva2_clkdmti,clockdomainŒÝdpll2_clkdmti,clockdomainŒpd2d_clkdmti,clockdomain ŒÞßàdpll5_clkdmti,clockdomainŒ‚sgx_clkdmti,clockdomainŒáusbhost_clkdmti,clockdomain Œâãätarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 ðrevsyscŒP®“fckick+ íH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intcˆH Ðtarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(ðrevsyscsyssú#   ŒL“ick+ íH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆØ % 2`Ðgpio@48310000ti,omap3-gpioˆH1Øãgpio1?QaÐgpio@49050000ti,omap3-gpioˆIØãgpio2QaÐgpio@49052000ti,omap3-gpioˆI Øãgpio3Qagpio@49054000ti,omap3-gpioˆI@Ø ãgpio4QaÐõgpio@49056000ti,omap3-gpioˆI`Ø!ãgpio5QaÐgpio@49058000ti,omap3-gpioˆI€Ø"ãgpio6QaÐ serial@4806a000ti,omap3-uartˆH  mH"12'txrxãuart11Ülserial@4806c000ti,omap3-uartˆHÀmI"34'txrxãuart21Ülddefaultråserial@49020000ti,omap3-uartˆImJæn"56'txrxãuart31Ülddefaultrçi2c@48070000 ti,omap3-i2cˆH€Ø8"'txrx+ãi2c1ddefaultrè1'¬@twl@48ˆHØ  ti,twl4030ddefaultréêaudioti,twl4030-audiocodecrtcti,twl4030-rtcØ bciti,twl4030-bciØ �ë�ì ›vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1¦ 'À¾ regulator-vdacti,twl4030-vdac¦w@¾w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1¦:�¾0°Ðøregulator-vmmc2ti,twl4030-vmmc2¦:�¾0°regulator-vusb1v5ti,twl4030-vusb1v5Ðíregulator-vusb1v8ti,twl4030-vusb1v8Ðîregulator-vusb3v1ti,twl4030-vusb3v1Ðëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2¦w@¾w@¬regulator-vsimti,twl4030-vsim¦w@¾-ÆÀgpioti,twl4030-gpioQaÀtwl4030-usbti,twl4030-usbØ ÌíÚîèëöÿÐ pwmti,twl4030-pwm pwmledti,twl4030-pwmled Ðpwrbuttonti,twl4030-pwrbuttonØkeypadti,twl4030-keypadØ%madcti,twl4030-madcØ8Ðìi2c@48072000 ti,omap3-i2cˆH €Ø9"'txrx+ãi2c2 Jdisabledi2c@48060000 ti,omap3-i2cˆH€Ø="'txrx+ãi2c3ddefaultrï1† eeprom@51 atmel,24c01ˆQQlis33de@1dst,lis33dest,lis3lv02dˆZðeñs…—© » Í ßíû (7FUxdxsŒ‚&‘& î Jdisabledmailbox@48094000ti,omap3-mailboxãmailboxˆH @د»Ídsp ß êspi@48098000ti,omap2-mcspiˆH €ØA+ãmcspi1õ@"#$%&'()* 'tx0rx0tx1rx1tx2rx2tx3rx3ddefaultròads7846@0ddefaultró ti,ads7846ôˆã` õØ  õ-6ÿ?HÿQ´aÿqspi@4809a000ti,omap2-mcspiˆH  ØB+ãmcspi2õ "+,-.'tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €Ø[+ãmcspi3õ "'tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH  Ø0+ãmcspi4õ"FG'tx0rx01w@480b2000 ti,omap3-1wˆH Ø:ãhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀØSãmmc1"=>'txrxŒöddefaultr÷™ø¥mmc@480b4000ti,omap3-hsmmcˆH @ØVãmmc2"/0'txrxddefaultrù™ú¯û¥¼Émmc@480ad000ti,omap3-hsmmcˆH ÐØ^ãmmc3"MN'txrx Jdisabledmmu@480bd400×ti,omap2-iommuˆH Ô€Øãmmu_ispäÐmmu@5d000000×ti,omap2-iommuˆ]€Øãmmu_iva Jdisabledwdt@48314000 ti,omap3-wdtˆH1@€ ãwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿðmpu Ø;< ôcommontxrx€ãmcbsp1" 'txrxŒü“fck Jdisabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H DðrevsyscsyssúŒý“ick+ íH rng@0 ti,omap2-rngˆ Ø4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ ðmpusidetoneØ>?ôcommontxrxsidetoneãmcbsp2mcbsp2_sidetone"!"'txrxŒþ¦“fckickJokayÐmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ ðmpusidetoneØYZôcommontxrxsidetone€ãmcbsp3mcbsp3_sidetone"'txrxŒÿ§“fckick Jdisabledmcbsp@49026000ti,omap3-mcbspˆI`ÿðmpu Ø67 ôcommontxrx€ãmcbsp4"'txrxŒ“fck Jdisabledmcbsp@48096000ti,omap3-mcbspˆH `ÿðmpu ØQR ôcommontxrx€ãmcbsp5"'txrxŒ“fck Jdisabledsham@480c3000ti,omap3-shamãshamˆH 0dØ1"E'rxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€ðrevsyscsyssú' Œ°“fckick+ íH1€$8timer@0ti,omap3430-timerˆ€Œ“fckØ%CRbCtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I ðrevsyscsyssú' Œ¥“fckick+ íI timer@0ti,omap3430-timerˆØ&timer@49034000ti,omap3430-timerˆI@Ø'ãtimer3timer@49036000ti,omap3430-timerˆI`Ø(ãtimer4timer@49038000ti,omap3430-timerˆI€Ø)ãtimer5ytimer@4903a000ti,omap3430-timerˆI Ø*ãtimer6ytimer@4903c000ti,omap3430-timerˆIÀØ+ãtimer7ytimer@4903e000ti,omap3430-timerˆIàØ,ãtimer8†ytimer@49040000ti,omap3430-timerˆIØ-ãtimer9†timer@48086000ti,omap3430-timerˆH`Ø.ãtimer10†timer@48088000ti,omap3430-timerˆH€Ø/ãtimer11†target-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@ðrevsyscsyssú' Œ¯“fckick+ íH0@timer@0ti,omap3430-timerˆØ_C“usbhstll@48062000 ti,usbhs-tllˆH ØN ãusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ãusb_host_hs+í £ehci-phyohci@48064400ti,ohci-omap3ˆHDØL®ehci@48064800 ti,ehci-omapˆHHØMÆgpmc@6e000000ti,omap3430-gpmcãgpmcˆnÐØ"'rxtxË×+Qa0í0+,Ðnand@0,0ti,omap2-nandémicron,mt29c4g96maz ˆ Øøbch8):H,Z,l{"Ž,¡(°6¿@ÎRßRð( +partition@0 SPLˆpartition@80000 U-Bootˆpartition@1c0000 Environmentˆ$partition@280000 Kernelˆ(€partition@780000 Filesystemˆ¨ethernet@gpmcsmsc,lan9221smsc,lan9115  +:H*Z$l{ Ž  =°* K¡$Î<ß6¿$ Y s Š ð* ¤ ¾ Ø è ö  ˆÿ  Øusb_otg_hs@480ab000ti,omap3-musbˆH °Ø\]ômcdma ãusb_otg_hs  $ ,  5 D Æ  Lusb2-phyú V2dss@48050000 ti,omap3-dssˆHJokay ãdss_coreŒµ“fck+íddefaultr dispc@48050400ti,omap3-dispcˆHØ ãdss_dispcŒµ“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ ðprotophypllØ Jdisabled ãdss_dsi1Œµ´ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH Jdisabled ãdss_rfbiŒµ¶“fckickencoder@48050c00ti,omap3-vencˆH  Jdisabled ãdss_vencŒ²“fckportendpoint \  lÐ ssi-controller@48058000 ti,omap3-ssiãssiJokayˆH€H�ðsysgddØGôgdd_mpu+í Œt  “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨ðtxrxØCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸ðtxrxØEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ô)Gÿddefaultrpinmux_hsusb2_2_pins0|   " Ðpinmux_w3cbw003c_2_pins|Ðpinmux_led_pins|Ð"pinmux_button_pins|Ð#isp@480bc000 ti,omap3-ispˆH ÀüH Ø|Ø w�l ~Öports+bandgap@48002524ˆH%$ti,omap34xx-bandgap ŠÐtarget-module@480cb000ti,sysc-omap3430-srti,syscãsmartreflex_coreˆH °$ðsyscúŒ“fck+ íH °smartreflex@0ti,omap3-smartreflex-coreˆØtarget-module@480c9000ti,sysc-omap3430-srti,syscãsmartreflex_mpu_ivaˆH �$ðsyscúŒ“fck+ íH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆØtarget-module@50000000ti,sysc-omap2ti,syscˆPðrevŒá“fckick+ íP@opp-tableoperating-points-v2-ti-cpu�Ðopp1-125000000  sY@ §à˜à˜à˜ µÿÿÿÿopp2-250000000  æ²€ §g8g8g8 µÿÿÿÿ Æopp3-500000000  Íe §O€O€O€ µÿÿÿÿopp4-550000000   ÈU€ §txtxtx µÿÿÿÿopp5-600000000  #ÃF §™p™p™p µÿÿÿÿopp6-720000000  *êT §™p™p™p µÿÿÿÿ Òthermal-zonescpu_thermal Ýú óè N  tripscpu_alert 8€ *ЃpassiveÐcpu_crit _� *Ð ƒcriticalcooling-mapsmap0 5 :ÿÿÿÿÿÿÿÿmemory@0|memoryˆpwmleds pwm-ledsovero overo:blue:COM Iw5” N ]mmc0soundti,omap-twl4030 sovero |hsusb2_power_regregulator-fixed —hsusb2_vbus¦LK@¾LK@ (  …p –Ðhsusb2_phyusb-nop-xceiv © ÿÐregulator-w3cbw003c-npoweronregulator-fixed—regulator-w3cbw003c-npoweron¦2Z ¾2Z  ( –Ðúregulator-w3cbw003c-wifi-nresetddefaultrregulator-fixed —regulator-w3cbw003c-wifi-nreset¦2Z ¾2Z  ( …'Ðûlis33-3v3-regregulator-fixed—lis33-3v3-reg¦2Z ¾2Z Ðñlis33-1v8-regregulator-fixed—lis33-1v8-reg¦w@¾w@Ððdisplaysamsung,lte430wq-f0cpanel-dpi lcd43ddefaultr µportendpoint \ Ð panel-timing1Œa€ Âà Ê Ò ß ë) õ     % 2 <ads7846-regregulator-fixed —ads7846-reg¦2Z ¾2Z Ðôbacklightgpio-backlightddefaultr! ¯ Lleds gpio-ledsddefaultr"heartbeat overo:red:gpio21 ¯ ]heartbeatgpio22 overo:blue:gpio22 ¯gpio_keys gpio-keysddefaultr#+button0 button0 W ¯qbutton1 button1 W ¯qregulator-vddvarioregulator-fixed —vddvario¬Ðregulator-vdd33aregulator-fixed—vdd33a¬Ð compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-onlinux,code