Ð þí58ù¬( ‰ùtUheadacoustics,omap3-ha-lcdtechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +77TI OMAP3 HEAD acoustics LCD-baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜpmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5Sÿpdefault ~ pinmux_hsusbb2_pins`ˆÀÂÄ Æ È Ê ¤ ¦ ¨ ª ¬ ® Üpinmux_mmc1_pinsPˆ "$&Üøpinmux_mmc2_pins0ˆ(*,.02Üüpinmux_wlan_gpioˆ^pinmux_uart3_pinsˆnApÜípinmux_i2c3_pinsˆ’”Üôpinmux_mcspi1_pins ˆ˜šœžÜõpinmux_mcspi3_pins ˆ¬®°²Üöpinmux_mcbsp3_pins ˆ<>@BÜpinmux_twl4030_pinsˆ°AÜîpinmux_sound2_pinsˆnpinmux_led_blue_pinsˆàÜ pinmux_led_green_pinsˆöÜ pinmux_led_red_pinsˆþÜ pinmux_poweroff_pinsˆŽÜpinmux_powerdown_input_pinsˆ�Üfpga_boot0_pins ˆêìîðÜfpga_boot1_pins ˆrtvxÜpinmux_touchscreen_irq_pinsˆ4pinmux_touchscreen_wake_pinsˆüÜ pinmux_dss_dpi_pinsàˆ¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÜ pinmux_lte430_pinsˆ8Üpinmux_backlight_pinsˆ:Üscm_conf@270sysconsimple-busˆp0+ ùp0Ü pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°œ pbias_mmc_omap2430£pbias_mmc_omap2430²w@Ê-ÆÀÜ÷clocks+mcbsp5_mux_fck@68âti,composite-mux-clockŒïˆhÜmcbsp5_fckâti,composite-clockŒÜmcbsp1_mux_fck@4âti,composite-mux-clockŒïˆÜmcbsp1_fckâti,composite-clockŒÜþmcbsp2_mux_fck@4âti,composite-mux-clockŒïˆÜmcbsp2_fckâti,composite-clockŒÜmcbsp3_mux_fck@68âti,composite-mux-clockŒˆhÜmcbsp3_fckâti,composite-clockŒÜmcbsp4_mux_fck@68âti,composite-mux-clockŒïˆhÜmcbsp4_fckâti,composite-clockŒÜclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿpinmux_twl4030_vpins ˆÜïtarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lürevsyscsyss !Œ“ick+ ùH `  .disabledaes1@0 ti,omap3-aesˆPä5  :txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLürevsyscsyss !Œ“ick+ ùH P  .disabledaes2@0 ti,omap3-aesˆPä5AB:txrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckâ fixed-clockDYÜ#osc_sys_ck@d40â ti,mux-clockŒ !"#ˆ @Ü$sys_ck@1270âti,divider-clockŒ$ïTˆp_Ü)sys_clkout1@d70âti,gate-clockŒ$ˆ pïdpll3_x2_ckâfixed-factor-clockŒ%v�dpll3_m2x2_ckâfixed-factor-clockŒ&v�Ü(dpll4_x2_ckâfixed-factor-clockŒ'v�corex2_fckâfixed-factor-clockŒ(v�Ü*wkup_l4_ickâfixed-factor-clockŒ)v�ÜYcorex2_d3_fckâfixed-factor-clockŒ*v�Ü�corex2_d5_fckâfixed-factor-clockŒ*v�Ü‘clockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkâ fixed-clockDomap_32k_fckâ fixed-clockD€ÜKvirt_12m_ckâ fixed-clockD·Üvirt_13m_ckâ fixed-clockDÆ]@Üvirt_19200000_ckâ fixed-clockD$øÜ virt_26000000_ckâ fixed-clockDŒº€Ü!virt_38_4m_ckâ fixed-clockDIðÜ"dpll4_ck@d00âti,omap3-dpll-per-clockŒ))ˆ D 0Ü'dpll4_m2_ck@d48âti,divider-clockŒ'T?ˆ H_Ü+dpll4_m2x2_mul_ckâfixed-factor-clockŒ+v�Ü,dpll4_m2x2_ck@d00âti,gate-clockŒ,ïˆ ‹Ü-omap_96m_alwon_fckâfixed-factor-clockŒ-v�Ü4dpll3_ck@d00âti,omap3-dpll-core-clockŒ))ˆ @ 0Ü%dpll3_m3_ck@1140âti,divider-clockŒ%ïTˆ@_Ü.dpll3_m3x2_mul_ckâfixed-factor-clockŒ.v�Ü/dpll3_m3x2_ck@d00âti,gate-clockŒ/ï ˆ ‹Ü0emu_core_alwon_ckâfixed-factor-clockŒ0v�Ümsys_altclkâ fixed-clockDÜ9mcbsp_clksâ fixed-clockDÜdpll3_m2_ck@d40âti,divider-clockŒ%ïTˆ @_Ü&core_ckâfixed-factor-clockŒ&v�Ü1dpll1_fck@940âti,divider-clockŒ1ïTˆ @_Ü2dpll1_ck@904âti,omap3-dpll-clockŒ)2ˆ  $ @ 4Üdpll1_x2_ckâfixed-factor-clockŒv�Ü3dpll1_x2m2_ck@944âti,divider-clockŒ3Tˆ D_ÜGcm_96m_fckâfixed-factor-clockŒ4v�Ü5omap_96m_fck@d40â ti,mux-clockŒ5)ïˆ @ÜPdpll4_m3_ck@e40âti,divider-clockŒ'ïT ˆ@_Ü6dpll4_m3x2_mul_ckâfixed-factor-clockŒ6v�Ü7dpll4_m3x2_ck@d00âti,gate-clockŒ7ïˆ ‹Ü8omap_54m_fck@d40â ti,mux-clockŒ89ïˆ @ÜCcm_96m_d2_fckâfixed-factor-clockŒ5v�Ü:omap_48m_fck@d40â ti,mux-clockŒ:9ïˆ @Ü;omap_12m_fckâfixed-factor-clockŒ;v�ÜRdpll4_m4_ck@e40âti,divider-clockŒ'Tˆ@_Ü<dpll4_m4x2_mul_ckâti,fixed-factor-clockŒ<¡¯¼Ü=dpll4_m4x2_ck@d00âti,gate-clockŒ=ïˆ ‹¼Ü”dpll4_m5_ck@f40âti,divider-clockŒ'T?ˆ@_Ü>dpll4_m5x2_mul_ckâti,fixed-factor-clockŒ>¡¯¼Ü?dpll4_m5x2_ck@d00âti,gate-clockŒ?ïˆ ‹¼Üudpll4_m6_ck@1140âti,divider-clockŒ'ïT?ˆ@_Ü@dpll4_m6x2_mul_ckâfixed-factor-clockŒ@v�ÜAdpll4_m6x2_ck@d00âti,gate-clockŒAïˆ ‹ÜBemu_per_alwon_ckâfixed-factor-clockŒBv�Ünclkout2_src_gate_ck@d70â ti,composite-no-wait-gate-clockŒ1ïˆ pÜDclkout2_src_mux_ck@d70âti,composite-mux-clockŒ1)5Cˆ pÜEclkout2_src_ckâti,composite-clockŒDEÜFsys_clkout2@d70âti,divider-clockŒFïT@ˆ pÏmpu_ckâfixed-factor-clockŒGv�ÜHarm_fck@924âti,divider-clockŒHˆ $Temu_mpu_alwon_ckâfixed-factor-clockŒHv�Üol3_ick@a40âti,divider-clockŒ1Tˆ @_ÜIl4_ick@a40âti,divider-clockŒIïTˆ @_ÜJrm_ick@c40âti,divider-clockŒJïTˆ @_gpt10_gate_fck@a00âti,composite-gate-clockŒ)ï ˆ ÜLgpt10_mux_fck@a40âti,composite-mux-clockŒK)ïˆ @ÜMgpt10_fckâti,composite-clockŒLMgpt11_gate_fck@a00âti,composite-gate-clockŒ)ï ˆ ÜNgpt11_mux_fck@a40âti,composite-mux-clockŒK)ïˆ @ÜOgpt11_fckâti,composite-clockŒNOcore_96m_fckâfixed-factor-clockŒPv�Ümmchs2_fck@a00âti,wait-gate-clockŒˆ ïÜ¿mmchs1_fck@a00âti,wait-gate-clockŒˆ ïÜÀi2c3_fck@a00âti,wait-gate-clockŒˆ ïÜÁi2c2_fck@a00âti,wait-gate-clockŒˆ ïÜÂi2c1_fck@a00âti,wait-gate-clockŒˆ ïÜÃmcbsp5_gate_fck@a00âti,composite-gate-clockŒï ˆ Ümcbsp1_gate_fck@a00âti,composite-gate-clockŒï ˆ Ücore_48m_fckâfixed-factor-clockŒ;v�ÜQmcspi4_fck@a00âti,wait-gate-clockŒQˆ ïÜÄmcspi3_fck@a00âti,wait-gate-clockŒQˆ ïÜÅmcspi2_fck@a00âti,wait-gate-clockŒQˆ ïÜÆmcspi1_fck@a00âti,wait-gate-clockŒQˆ ïÜÇuart2_fck@a00âti,wait-gate-clockŒQˆ ïÜÈuart1_fck@a00âti,wait-gate-clockŒQˆ ï ÜÉcore_12m_fckâfixed-factor-clockŒRv�ÜShdq_fck@a00âti,wait-gate-clockŒSˆ ïÜÊcore_l3_ickâfixed-factor-clockŒIv�ÜTsdrc_ick@a10âti,wait-gate-clockŒTˆ ïÜ•gpmc_fckâfixed-factor-clockŒTv�core_l4_ickâfixed-factor-clockŒJv�ÜUmmchs2_ick@a10âti,omap3-interface-clockŒUˆ ïÜËmmchs1_ick@a10âti,omap3-interface-clockŒUˆ ïÜÌhdq_ick@a10âti,omap3-interface-clockŒUˆ ïÜÍmcspi4_ick@a10âti,omap3-interface-clockŒUˆ ïÜÎmcspi3_ick@a10âti,omap3-interface-clockŒUˆ ïÜÏmcspi2_ick@a10âti,omap3-interface-clockŒUˆ ïÜÐmcspi1_ick@a10âti,omap3-interface-clockŒUˆ ïÜÑi2c3_ick@a10âti,omap3-interface-clockŒUˆ ïÜÒi2c2_ick@a10âti,omap3-interface-clockŒUˆ ïÜÓi2c1_ick@a10âti,omap3-interface-clockŒUˆ ïÜÔuart2_ick@a10âti,omap3-interface-clockŒUˆ ïÜÕuart1_ick@a10âti,omap3-interface-clockŒUˆ ï ÜÖgpt11_ick@a10âti,omap3-interface-clockŒUˆ ï Ü×gpt10_ick@a10âti,omap3-interface-clockŒUˆ ï ÜØmcbsp5_ick@a10âti,omap3-interface-clockŒUˆ ï ÜÙmcbsp1_ick@a10âti,omap3-interface-clockŒUˆ ï ÜÚomapctrl_ick@a10âti,omap3-interface-clockŒUˆ ïÜÛdss_tv_fck@e00âti,gate-clockŒCˆïܺdss_96m_fck@e00âti,gate-clockŒPˆïÜ»dss2_alwon_fck@e00âti,gate-clockŒ)ˆïܼdummy_ckâ fixed-clockDgpt1_gate_fck@c00âti,composite-gate-clockŒ)ïˆ ÜVgpt1_mux_fck@c40âti,composite-mux-clockŒK)ˆ @ÜWgpt1_fckâti,composite-clockŒVWÜaes2_ick@a10âti,omap3-interface-clockŒUïˆ Üwkup_32k_fckâfixed-factor-clockŒKv�ÜXgpio1_dbck@c00âti,gate-clockŒXˆ ïܱsha12_ick@a10âti,omap3-interface-clockŒUˆ ïÜÜwdt2_fck@c00âti,wait-gate-clockŒXˆ ïܲwdt2_ick@c10âti,omap3-interface-clockŒYˆ ïܳwdt1_ick@c10âti,omap3-interface-clockŒYˆ ïÜ´gpio1_ick@c10âti,omap3-interface-clockŒYˆ ïܵomap_32ksync_ick@c10âti,omap3-interface-clockŒYˆ ïܶgpt12_ick@c10âti,omap3-interface-clockŒYˆ ïÜ·gpt1_ick@c10âti,omap3-interface-clockŒYˆ ïܸper_96m_fckâfixed-factor-clockŒ4v�Üper_48m_fckâfixed-factor-clockŒ;v�ÜZuart3_fck@1000âti,wait-gate-clockŒZˆï Ü—gpt2_gate_fck@1000âti,composite-gate-clockŒ)ïˆÜ[gpt2_mux_fck@1040âti,composite-mux-clockŒK)ˆ@Ü\gpt2_fckâti,composite-clockŒ[\Ügpt3_gate_fck@1000âti,composite-gate-clockŒ)ïˆÜ]gpt3_mux_fck@1040âti,composite-mux-clockŒK)ïˆ@Ü^gpt3_fckâti,composite-clockŒ]^gpt4_gate_fck@1000âti,composite-gate-clockŒ)ïˆÜ_gpt4_mux_fck@1040âti,composite-mux-clockŒK)ïˆ@Ü`gpt4_fckâti,composite-clockŒ_`gpt5_gate_fck@1000âti,composite-gate-clockŒ)ïˆÜagpt5_mux_fck@1040âti,composite-mux-clockŒK)ïˆ@Übgpt5_fckâti,composite-clockŒabgpt6_gate_fck@1000âti,composite-gate-clockŒ)ïˆÜcgpt6_mux_fck@1040âti,composite-mux-clockŒK)ïˆ@Üdgpt6_fckâti,composite-clockŒcdgpt7_gate_fck@1000âti,composite-gate-clockŒ)ïˆÜegpt7_mux_fck@1040âti,composite-mux-clockŒK)ïˆ@Üfgpt7_fckâti,composite-clockŒefgpt8_gate_fck@1000âti,composite-gate-clockŒ)ï ˆÜggpt8_mux_fck@1040âti,composite-mux-clockŒK)ïˆ@Ühgpt8_fckâti,composite-clockŒghgpt9_gate_fck@1000âti,composite-gate-clockŒ)ï ˆÜigpt9_mux_fck@1040âti,composite-mux-clockŒK)ïˆ@Üjgpt9_fckâti,composite-clockŒijper_32k_alwon_fckâfixed-factor-clockŒKv�Ükgpio6_dbck@1000âti,gate-clockŒkˆïܘgpio5_dbck@1000âti,gate-clockŒkˆïÜ™gpio4_dbck@1000âti,gate-clockŒkˆïÜšgpio3_dbck@1000âti,gate-clockŒkˆïÜ›gpio2_dbck@1000âti,gate-clockŒkˆï Üœwdt3_fck@1000âti,wait-gate-clockŒkˆï Ü�per_l4_ickâfixed-factor-clockŒJv�Ülgpio6_ick@1010âti,omap3-interface-clockŒlˆïÜžgpio5_ick@1010âti,omap3-interface-clockŒlˆïÜŸgpio4_ick@1010âti,omap3-interface-clockŒlˆïÜ gpio3_ick@1010âti,omap3-interface-clockŒlˆïÜ¡gpio2_ick@1010âti,omap3-interface-clockŒlˆï Ü¢wdt3_ick@1010âti,omap3-interface-clockŒlˆï Ü£uart3_ick@1010âti,omap3-interface-clockŒlˆï ܤuart4_ick@1010âti,omap3-interface-clockŒlˆïÜ¥gpt9_ick@1010âti,omap3-interface-clockŒlˆï ܦgpt8_ick@1010âti,omap3-interface-clockŒlˆï ܧgpt7_ick@1010âti,omap3-interface-clockŒlˆïܨgpt6_ick@1010âti,omap3-interface-clockŒlˆïÜ©gpt5_ick@1010âti,omap3-interface-clockŒlˆïܪgpt4_ick@1010âti,omap3-interface-clockŒlˆïÜ«gpt3_ick@1010âti,omap3-interface-clockŒlˆïܬgpt2_ick@1010âti,omap3-interface-clockŒlˆïÜ­mcbsp2_ick@1010âti,omap3-interface-clockŒlˆïÜ®mcbsp3_ick@1010âti,omap3-interface-clockŒlˆïܯmcbsp4_ick@1010âti,omap3-interface-clockŒlˆïܰmcbsp2_gate_fck@1000âti,composite-gate-clockŒïˆÜmcbsp3_gate_fck@1000âti,composite-gate-clockŒïˆÜmcbsp4_gate_fck@1000âti,composite-gate-clockŒïˆÜemu_src_mux_ck@1140â ti,mux-clockŒ)mnoˆ@Üpemu_src_ckâti,clkdm-gate-clockŒpÜqpclk_fck@1140âti,divider-clockŒqïTˆ@_pclkx2_fck@1140âti,divider-clockŒqïTˆ@_atclk_fck@1140âti,divider-clockŒqïTˆ@_traceclk_src_fck@1140â ti,mux-clockŒ)mnoïˆ@Ürtraceclk_fck@1140âti,divider-clockŒrï Tˆ@_secure_32k_fckâ fixed-clockD€Üsgpt12_fckâfixed-factor-clockŒsv�Üwdt1_fckâfixed-factor-clockŒsv�security_l4_ick2âfixed-factor-clockŒJv�Ütaes1_ick@a14âti,omap3-interface-clockŒtïˆ Ürng_ick@a14âti,omap3-interface-clockŒtˆ ïÜÿsha11_ick@a14âti,omap3-interface-clockŒtˆ ïdes1_ick@a14âti,omap3-interface-clockŒtˆ ïcam_mclk@f00âti,gate-clockŒucam_ick@f10â!ti,omap3-no-wait-interface-clockŒJˆïÜãcsi2_96m_fck@f00âti,gate-clockŒˆïÜäsecurity_l3_ickâfixed-factor-clockŒIv�Üvpka_ick@a14âti,omap3-interface-clockŒvˆ ïicr_ick@a10âti,omap3-interface-clockŒUˆ ïdes2_ick@a10âti,omap3-interface-clockŒUˆ ïmspro_ick@a10âti,omap3-interface-clockŒUˆ ïmailboxes_ick@a10âti,omap3-interface-clockŒUˆ ïssi_l4_ickâfixed-factor-clockŒJv�Ü}sr1_fck@c00âti,wait-gate-clockŒ)ˆ ïÜsr2_fck@c00âti,wait-gate-clockŒ)ˆ ïÜsr_l4_ickâfixed-factor-clockŒJv�dpll2_fck@40âti,divider-clockŒ1ïTˆ@_Üwdpll2_ck@4âti,omap3-dpll-clockŒ)wˆ$@4å÷ÿÜxdpll2_m2_ck@44âti,divider-clockŒxTˆD_Üyiva2_ck@0âti,wait-gate-clockŒyˆïÜåmodem_fck@a00âti,omap3-interface-clockŒ)ˆ ïÜæsad2d_ick@a10âti,omap3-interface-clockŒIˆ ïÜçmad2d_ick@a18âti,omap3-interface-clockŒIˆ ïÜèmspro_fck@a00âti,wait-gate-clockŒˆ ïssi_ssr_gate_fck_3430es2@a00â ti,composite-no-wait-gate-clockŒ*ïˆ Üzssi_ssr_div_fck_3430es2@a40âti,composite-divider-clockŒ*ïˆ @$Ü{ssi_ssr_fck_3430es2âti,composite-clockŒz{Ü|ssi_sst_fck_3430es2âfixed-factor-clockŒ|v�Ü hsotgusb_ick_3430es2@a10â"ti,omap3-hsotgusb-interface-clockŒTˆ ïÜ–ssi_ick_3430es2@a10âti,omap3-ssi-interface-clockŒ}ˆ ïÜusim_gate_fck@c00âti,composite-gate-clockŒPï ˆ ܈sys_d2_ckâfixed-factor-clockŒ)v�Üomap_96m_d2_fckâfixed-factor-clockŒPv�Ü€omap_96m_d4_fckâfixed-factor-clockŒPv�Ü�omap_96m_d8_fckâfixed-factor-clockŒPv�Ü‚omap_96m_d10_fckâfixed-factor-clockŒPv� ܃dpll5_m2_d4_ckâfixed-factor-clockŒ~v�Ü„dpll5_m2_d8_ckâfixed-factor-clockŒ~v�Ü…dpll5_m2_d16_ckâfixed-factor-clockŒ~v�܆dpll5_m2_d20_ckâfixed-factor-clockŒ~v�܇usim_mux_fck@c40âti,composite-mux-clock(Œ)€�‚ƒ„…†‡ïˆ @_܉usim_fckâti,composite-clockŒˆ‰usim_ick@c10âti,omap3-interface-clockŒYˆ ï ܹdpll5_ck@d04âti,omap3-dpll-clockŒ))ˆ  $ L 4å÷ÜŠdpll5_m2_ck@d50âti,divider-clockŒŠTˆ P_Ü~sgx_gate_fck@b00âti,composite-gate-clockŒ1ïˆ Ü’core_d3_ckâfixed-factor-clockŒ1v�Ü‹core_d4_ckâfixed-factor-clockŒ1v�ÜŒcore_d6_ckâfixed-factor-clockŒ1v�Ü�omap_192m_alwon_fckâfixed-factor-clockŒ-v�ÜŽcore_d2_ckâfixed-factor-clockŒ1v�Ü�sgx_mux_fck@b40âti,composite-mux-clock Œ‹Œ�5Ž��‘ˆ @Ü“sgx_fckâti,composite-clockŒ’“Üsgx_ick@b10âti,wait-gate-clockŒIˆ ïÜécpefuse_fck@a08âti,gate-clockŒ)ˆ ïÜÝts_fck@a08âti,gate-clockŒKˆ ïÜÞusbtll_fck@a08âti,wait-gate-clockŒ~ˆ ïÜßusbtll_ick@a18âti,omap3-interface-clockŒUˆ ïÜàmmchs3_ick@a10âti,omap3-interface-clockŒUˆ ïÜámmchs3_fck@a00âti,wait-gate-clockŒˆ ïÜâdss1_alwon_fck_3430es2@e00âti,dss-gate-clockŒ”ܽdss_ick_3430es2@e10âti,omap3-dss-interface-clockŒJˆïܾusbhost_120m_fck@1400âti,gate-clockŒ~ˆïÜêusbhost_48m_fck@1400âti,dss-gate-clockŒ;ˆïÜëusbhost_ick@1410âti,omap3-dss-interface-clockŒJˆïÜìclockdomainscore_l3_clkdmti,clockdomainŒ•–dpll3_clkdmti,clockdomainŒ%dpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°emu_clkdmti,clockdomainŒqdpll4_clkdmti,clockdomainŒ'wkup_clkdmti,clockdomain$Œ±²³´µ¶·¸¹dss_clkdmti,clockdomainŒº»¼½¾core_l4_clkdmti,clockdomain”Œ¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâcam_clkdmti,clockdomainŒãäiva2_clkdmti,clockdomainŒådpll2_clkdmti,clockdomainŒxd2d_clkdmti,clockdomain Œæçèdpll5_clkdmti,clockdomainŒŠsgx_clkdmti,clockdomainŒéusbhost_clkdmti,clockdomain Œêëìtarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 ürevsyscŒX¶“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(ürevsyscsyss#  !ŒT“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä -8 E`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1Rdt gpio@49050000ti,omap3-gpioˆIäïgpio2dt gpio@49052000ti,omap3-gpioˆI äïgpio3dt gpio@49054000ti,omap3-gpioˆI@ä ïgpio4dt gpio@49056000ti,omap3-gpioˆI`ä!ïgpio5dt Ügpio@49058000ti,omap3-gpioˆI€ä"ïgpio6dt Üserial@4806a000ti,omap3-uartˆH  €H512:txrxïuart1DÜlserial@4806c000ti,omap3-uartˆHÀ€I534:txrxïuart2DÜlserial@49020000ti,omap3-uartˆI€J556:txrxïuart3DÜlpdefault~íi2c@48070000 ti,omap3-i2cˆH€ä85:txrx+ïi2c1D'¬@twl@48ˆHä  ti,twl4030 pdefault~îïaudioti,twl4030-audiocodecrtcti,twl4030-rtcä bciti,twl4030-bciä ”ð¢ñ ®vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 £vdd_ehci²w@Êw@¿regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1² 'ÀÊ Üregulator-vdacti,twl4030-vdac²w@Êw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1²:�Ê0°Üùregulator-vmmc2ti,twl4030-vmmc2²:�Ê0°regulator-vusb1v5ti,twl4030-vusb1v5Üòregulator-vusb1v8ti,twl4030-vusb1v8Üóregulator-vusb3v1ti,twl4030-vusb3v1Üðregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2²w@Êw@¿regulator-vsimti,twl4030-vsim²w@Ê-ÆÀÜúgpioti,twl4030-gpiodt Óßê¡ÄÜûtwl4030-usbti,twl4030-usbä ÷òóð!*Ü pwmti,twl4030-pwm5pwmledti,twl4030-pwmled5pwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadä@Pmadcti,twl4030-madcäcÜñi2c@48072000 ti,omap3-i2cˆH €ä95:txrx+ïi2c2 .disabledi2c@48060000 ti,omap3-i2cˆH€ä=5:txrx+ïi2c3D† pdefault~ômailbox@48094000ti,omap3-mailboxïmailboxˆH @äu�“dsp ¥ °spi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1»@5#$%&'()* :tx0rx0tx1rx1tx2rx2tx3rx3pdefault~õspidev@0spidevÉÜlˆÛspi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2» 5+,-.:tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3» 5:tx0rx0tx1rx1pdefault~öspidev@0spidevÉÜlˆÛspi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4»5FG:tx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1ä5=>:txrxñ÷pdefault~øþù ú û mmc@480b4000ti,omap3-hsmmcˆH @äVïmmc25/0:txrxpdefault~üþý* 8mmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc35MN:txrx .disabledmmu@480bd400Kti,omap2-iommuˆH Ô€äïmmu_ispXÜmmu@5d000000Kti,omap2-iommuˆ]€äïmmu_iva .disabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿümpu ä;< hcommontxrxx€ïmcbsp15 :txrxŒþ“fck .disabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H Dürevsyscsyss!Œÿ“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ ümpusidetoneä>?hcommontxrxsidetonexïmcbsp2mcbsp2_sidetone5!":txrxŒ®“fckick.okayÜmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ ümpusidetoneäYZhcommontxrxsidetonex€ïmcbsp3mcbsp3_sidetone5:txrxŒ¯“fckick.okaypdefault~mcbsp@49026000ti,omap3-mcbspˆI`ÿümpu ä67 hcommontxrxx€ïmcbsp45:txrxŒ“fck‡ .disabledmcbsp@48096000ti,omap3-mcbspˆH `ÿümpu äQR hcommontxrxx€ïmcbsp55:txrxŒ“fck .disabledsham@480c3000ti,omap3-shamïshamˆH 0dä15E:rx .disabledtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€ürevsyscsyss' !Œ¸“fckick+ ùH1€˜¬timer@0ti,omap3430-timerˆ€Œ“fckä%·ÆÖKtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I ürevsyscsyss' !Œ­“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5ítimer@4903a000ti,omap3430-timerˆI ä*ïtimer6ítimer@4903c000ti,omap3430-timerˆIÀä+ïtimer7ítimer@4903e000ti,omap3430-timerˆIàä,ïtimer8úítimer@49040000ti,omap3430-timerˆIä-ïtimer9útimer@48086000ti,omap3430-timerˆH`ä.ïtimer10útimer@48088000ti,omap3430-timerˆH€ä/ïtimer11útarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@ürevsyscsyss' !Œ·“fckick+ ùH0@timer@0ti,omap3430-timerˆä_·usbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ù ehci-phyohci@48064400ti,ohci-omap3ˆHDäL"ehci@48064800 ti,ehci-omapˆHHäM:gpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐä5:rxtx?K+ dtù0Ü nand@0,0ti,omap2-nand ˆ  ä]l~swŽœ$®$ÀÏâ$õ0 /H@HQ6`+x-loader@0 rX-Loaderˆbootloaders@80000rU-Bootˆbootloaders_env@260000 rU-Boot Envˆ&kernel@280000rKernelˆ(@filesystem@680000 rFile Systemˆh˜usb_otg_hs@480ab000ti,omap3-musbˆH °ä\]hmcdma ïusb_otg_hsxƒ‹ ”£ :  «usb2-phy%µ2dss@48050000 ti,omap3-dssˆH.okay ïdss_coreŒ½“fck+ùpdefault~ dispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒ½“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ üprotophypllä .disabled ïdss_dsi1Œ½¼ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH .disabled ïdss_rfbiŒ½¾“fckickencoder@48050c00ti,omap3-vencˆH  .disabled ïdss_vencŒº“fckportendpoint» ËÜssi-controller@48058000 ti,omap3-ssiïssi.okayˆH€H�üsysgddäGhgdd_mpu+ù Œ|  “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨ütxrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸ütxrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿisp@480bc000 ti,omap3-ispˆH ÀüH Ø|äÖœ lÝâports+bandgap@48002524ˆH%$ti,omap34xx-bandgapéÜtarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$üsyscŒ“fck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH �$üsyscŒ“fck+ ùH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPürevŒé“fckick+ ùP@opp-tableoperating-points-v2-ti-cpuœ Üopp1-125000000ÿsY@ à˜à˜à˜ÿÿÿÿopp2-250000000ÿæ²€ g8g8g8ÿÿÿÿ%opp3-500000000ÿÍe O€O€O€ÿÿÿÿopp4-550000000ÿ ÈU€ txtxtxÿÿÿÿopp5-600000000ÿ#ÃF ™p™p™pÿÿÿÿopp6-720000000ÿ*êT ™p™p™pÿÿÿÿ1thermal-zonescpu_thermal<úRè`N mtripscpu_alert}8€‰ÐƒpassiveÜcpu_crit}_�‰Ð ƒcriticalcooling-mapsmap0” ™ÿÿÿÿÿÿÿÿmemory@80000000|memoryˆ€hsusb2_power_regregulator-fixed £hsusb2_vbus²2Z Ê2Z  ¨û­pÜhsusb2_phyusb-nop-xceiv ¾Ê*Üsoundti,omap-twl4030 Õomap3beagleÞregulator-mmc2-sdio-poweronregulator-fixed£regulator-mmc2-sdio-poweron²0°Ê0° ¨­'Üýgpio_poweroffpdefault~gpio-poweroff display panel-dpirlcdpdefault~ ç portendpoint»Ü panel-timingDÜÖPô üà ( V  ' 3  @ J W d nbacklightgpio-backlightpdefault~   ~ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on