Ð þí¦8ú|( *úD"ti,omap3-evmti,omap3430ti,omap3 +7TI OMAP35XX EVM (TMDSEVM3530)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜpmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5Sÿpdefault~Üçpinmux_twl4030_pinsˆ°AÜépinmux_dss_dpi_pins2°ˆ¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÜpinmux_mmc1_pinsPˆ "$&Üôpinmux_mmc2_pinsPˆ(*,.02468:Üöpinmux_uart3_pinsˆnApÜèpinmux_ehci_port_select_pinsˆ˜Üpinmux_hsusb2_pins0ˆ¤ ¦ ¨ ª ¬ ® Üpinmux_wl12xx_gpioˆPNÜpinmux_smsc911x_pinsˆ¢Üscm_conf@270sysconsimple-busˆp0+ ùp0Üpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°œpbias_mmc_omap2430£pbias_mmc_omap2430²w@Ê-ÆÀÜñclocks+mcbsp5_mux_fck@68âti,composite-mux-clockŒ ïˆhÜ mcbsp5_fckâti,composite-clockŒ Üýmcbsp1_mux_fck@4âti,composite-mux-clockŒ ïˆÜ mcbsp1_fckâti,composite-clockŒ Üømcbsp2_mux_fck@4âti,composite-mux-clockŒ ïˆÜmcbsp2_fckâti,composite-clockŒÜúmcbsp3_mux_fck@68âti,composite-mux-clockŒ ˆhÜmcbsp3_fckâti,composite-clockŒÜûmcbsp4_mux_fck@68âti,composite-mux-clockŒ ïˆhÜmcbsp4_fckâti,composite-clockŒÜüclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿpinmux_twl4030_vpins ˆÜêpinmux_dss_dpi_pins10ˆ  Ü target-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lürevsyscsyss !Œ“ick+ ùH ` aes1@0 ti,omap3-aesˆPä.  3txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLürevsyscsyss !Œ“ick+ ùH P aes2@0 ti,omap3-aesˆPä.AB3txrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckâ fixed-clock=YÜosc_sys_ck@d40â ti,mux-clockŒˆ @Üsys_ck@1270âti,divider-clockŒïMˆpXÜ#sys_clkout1@d70âti,gate-clockŒˆ pïdpll3_x2_ckâfixed-factor-clockŒozdpll3_m2x2_ckâfixed-factor-clockŒ ozÜ"dpll4_x2_ckâfixed-factor-clockŒ!ozcorex2_fckâfixed-factor-clockŒ"ozÜ$wkup_l4_ickâfixed-factor-clockŒ#ozÜScorex2_d3_fckâfixed-factor-clockŒ$ozÜŠcorex2_d5_fckâfixed-factor-clockŒ$ozÜ‹clockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkâ fixed-clock=omap_32k_fckâ fixed-clock=€ÜEvirt_12m_ckâ fixed-clock=·Üvirt_13m_ckâ fixed-clock=Æ]@Üvirt_19200000_ckâ fixed-clock=$øÜvirt_26000000_ckâ fixed-clock=Œº€Üvirt_38_4m_ckâ fixed-clock=IðÜdpll4_ck@d00âti,omap3-dpll-per-clockŒ##ˆ D 0Ü!dpll4_m2_ck@d48âti,divider-clockŒ!M?ˆ HXÜ%dpll4_m2x2_mul_ckâfixed-factor-clockŒ%ozÜ&dpll4_m2x2_ck@d00âti,gate-clockŒ&ïˆ „Ü'omap_96m_alwon_fckâfixed-factor-clockŒ'ozÜ.dpll3_ck@d00âti,omap3-dpll-core-clockŒ##ˆ @ 0Üdpll3_m3_ck@1140âti,divider-clockŒïMˆ@XÜ(dpll3_m3x2_mul_ckâfixed-factor-clockŒ(ozÜ)dpll3_m3x2_ck@d00âti,gate-clockŒ)ï ˆ „Ü*emu_core_alwon_ckâfixed-factor-clockŒ*ozÜgsys_altclkâ fixed-clock=Ü3mcbsp_clksâ fixed-clock=Ü dpll3_m2_ck@d40âti,divider-clockŒïMˆ @XÜ core_ckâfixed-factor-clockŒ ozÜ+dpll1_fck@940âti,divider-clockŒ+ïMˆ @XÜ,dpll1_ck@904âti,omap3-dpll-clockŒ#,ˆ  $ @ 4Üdpll1_x2_ckâfixed-factor-clockŒozÜ-dpll1_x2m2_ck@944âti,divider-clockŒ-Mˆ DXÜAcm_96m_fckâfixed-factor-clockŒ.ozÜ/omap_96m_fck@d40â ti,mux-clockŒ/#ïˆ @ÜJdpll4_m3_ck@e40âti,divider-clockŒ!ïM ˆ@XÜ0dpll4_m3x2_mul_ckâfixed-factor-clockŒ0ozÜ1dpll4_m3x2_ck@d00âti,gate-clockŒ1ïˆ „Ü2omap_54m_fck@d40â ti,mux-clockŒ23ïˆ @Ü=cm_96m_d2_fckâfixed-factor-clockŒ/ozÜ4omap_48m_fck@d40â ti,mux-clockŒ43ïˆ @Ü5omap_12m_fckâfixed-factor-clockŒ5ozÜLdpll4_m4_ck@e40âti,divider-clockŒ!Mˆ@XÜ6dpll4_m4x2_mul_ckâti,fixed-factor-clockŒ6š¨µÜ7dpll4_m4x2_ck@d00âti,gate-clockŒ7ïˆ „µÜŽdpll4_m5_ck@f40âti,divider-clockŒ!M?ˆ@XÜ8dpll4_m5x2_mul_ckâti,fixed-factor-clockŒ8š¨µÜ9dpll4_m5x2_ck@d00âti,gate-clockŒ9ïˆ „µÜodpll4_m6_ck@1140âti,divider-clockŒ!ïM?ˆ@XÜ:dpll4_m6x2_mul_ckâfixed-factor-clockŒ:ozÜ;dpll4_m6x2_ck@d00âti,gate-clockŒ;ïˆ „Ü<emu_per_alwon_ckâfixed-factor-clockŒ<ozÜhclkout2_src_gate_ck@d70â ti,composite-no-wait-gate-clockŒ+ïˆ pÜ>clkout2_src_mux_ck@d70âti,composite-mux-clockŒ+#/=ˆ pÜ?clkout2_src_ckâti,composite-clockŒ>?Ü@sys_clkout2@d70âti,divider-clockŒ@ïM@ˆ pÈmpu_ckâfixed-factor-clockŒAozÜBarm_fck@924âti,divider-clockŒBˆ $Memu_mpu_alwon_ckâfixed-factor-clockŒBozÜil3_ick@a40âti,divider-clockŒ+Mˆ @XÜCl4_ick@a40âti,divider-clockŒCïMˆ @XÜDrm_ick@c40âti,divider-clockŒDïMˆ @Xgpt10_gate_fck@a00âti,composite-gate-clockŒ#ï ˆ ÜFgpt10_mux_fck@a40âti,composite-mux-clockŒE#ïˆ @ÜGgpt10_fckâti,composite-clockŒFGgpt11_gate_fck@a00âti,composite-gate-clockŒ#ï ˆ ÜHgpt11_mux_fck@a40âti,composite-mux-clockŒE#ïˆ @ÜIgpt11_fckâti,composite-clockŒHIcore_96m_fckâfixed-factor-clockŒJozÜmmchs2_fck@a00âti,wait-gate-clockŒˆ ïܹmmchs1_fck@a00âti,wait-gate-clockŒˆ ïܺi2c3_fck@a00âti,wait-gate-clockŒˆ ïÜ»i2c2_fck@a00âti,wait-gate-clockŒˆ ïܼi2c1_fck@a00âti,wait-gate-clockŒˆ ïܽmcbsp5_gate_fck@a00âti,composite-gate-clockŒ ï ˆ Ü mcbsp1_gate_fck@a00âti,composite-gate-clockŒ ï ˆ Ü core_48m_fckâfixed-factor-clockŒ5ozÜKmcspi4_fck@a00âti,wait-gate-clockŒKˆ ïܾmcspi3_fck@a00âti,wait-gate-clockŒKˆ ïÜ¿mcspi2_fck@a00âti,wait-gate-clockŒKˆ ïÜÀmcspi1_fck@a00âti,wait-gate-clockŒKˆ ïÜÁuart2_fck@a00âti,wait-gate-clockŒKˆ ïÜÂuart1_fck@a00âti,wait-gate-clockŒKˆ ï ÜÃcore_12m_fckâfixed-factor-clockŒLozÜMhdq_fck@a00âti,wait-gate-clockŒMˆ ïÜÄcore_l3_ickâfixed-factor-clockŒCozÜNsdrc_ick@a10âti,wait-gate-clockŒNˆ ïÜ�gpmc_fckâfixed-factor-clockŒNozcore_l4_ickâfixed-factor-clockŒDozÜOmmchs2_ick@a10âti,omap3-interface-clockŒOˆ ïÜÅmmchs1_ick@a10âti,omap3-interface-clockŒOˆ ïÜÆhdq_ick@a10âti,omap3-interface-clockŒOˆ ïÜÇmcspi4_ick@a10âti,omap3-interface-clockŒOˆ ïÜÈmcspi3_ick@a10âti,omap3-interface-clockŒOˆ ïÜÉmcspi2_ick@a10âti,omap3-interface-clockŒOˆ ïÜÊmcspi1_ick@a10âti,omap3-interface-clockŒOˆ ïÜËi2c3_ick@a10âti,omap3-interface-clockŒOˆ ïÜÌi2c2_ick@a10âti,omap3-interface-clockŒOˆ ïÜÍi2c1_ick@a10âti,omap3-interface-clockŒOˆ ïÜÎuart2_ick@a10âti,omap3-interface-clockŒOˆ ïÜÏuart1_ick@a10âti,omap3-interface-clockŒOˆ ï ÜÐgpt11_ick@a10âti,omap3-interface-clockŒOˆ ï ÜÑgpt10_ick@a10âti,omap3-interface-clockŒOˆ ï ÜÒmcbsp5_ick@a10âti,omap3-interface-clockŒOˆ ï ÜÓmcbsp1_ick@a10âti,omap3-interface-clockŒOˆ ï ÜÔomapctrl_ick@a10âti,omap3-interface-clockŒOˆ ïÜÕdss_tv_fck@e00âti,gate-clockŒ=ˆïÜ´dss_96m_fck@e00âti,gate-clockŒJˆïܵdss2_alwon_fck@e00âti,gate-clockŒ#ˆïܶdummy_ckâ fixed-clock=gpt1_gate_fck@c00âti,composite-gate-clockŒ#ïˆ ÜPgpt1_mux_fck@c40âti,composite-mux-clockŒE#ˆ @ÜQgpt1_fckâti,composite-clockŒPQÜþaes2_ick@a10âti,omap3-interface-clockŒOïˆ Üwkup_32k_fckâfixed-factor-clockŒEozÜRgpio1_dbck@c00âti,gate-clockŒRˆ ïÜ«sha12_ick@a10âti,omap3-interface-clockŒOˆ ïÜÖwdt2_fck@c00âti,wait-gate-clockŒRˆ ïܬwdt2_ick@c10âti,omap3-interface-clockŒSˆ ïÜ­wdt1_ick@c10âti,omap3-interface-clockŒSˆ ïÜ®gpio1_ick@c10âti,omap3-interface-clockŒSˆ ïܯomap_32ksync_ick@c10âti,omap3-interface-clockŒSˆ ïܰgpt12_ick@c10âti,omap3-interface-clockŒSˆ ïܱgpt1_ick@c10âti,omap3-interface-clockŒSˆ ïܲper_96m_fckâfixed-factor-clockŒ.ozÜper_48m_fckâfixed-factor-clockŒ5ozÜTuart3_fck@1000âti,wait-gate-clockŒTˆï Ü‘gpt2_gate_fck@1000âti,composite-gate-clockŒ#ïˆÜUgpt2_mux_fck@1040âti,composite-mux-clockŒE#ˆ@ÜVgpt2_fckâti,composite-clockŒUVÜÿgpt3_gate_fck@1000âti,composite-gate-clockŒ#ïˆÜWgpt3_mux_fck@1040âti,composite-mux-clockŒE#ïˆ@ÜXgpt3_fckâti,composite-clockŒWXgpt4_gate_fck@1000âti,composite-gate-clockŒ#ïˆÜYgpt4_mux_fck@1040âti,composite-mux-clockŒE#ïˆ@ÜZgpt4_fckâti,composite-clockŒYZgpt5_gate_fck@1000âti,composite-gate-clockŒ#ïˆÜ[gpt5_mux_fck@1040âti,composite-mux-clockŒE#ïˆ@Ü\gpt5_fckâti,composite-clockŒ[\gpt6_gate_fck@1000âti,composite-gate-clockŒ#ïˆÜ]gpt6_mux_fck@1040âti,composite-mux-clockŒE#ïˆ@Ü^gpt6_fckâti,composite-clockŒ]^gpt7_gate_fck@1000âti,composite-gate-clockŒ#ïˆÜ_gpt7_mux_fck@1040âti,composite-mux-clockŒE#ïˆ@Ü`gpt7_fckâti,composite-clockŒ_`gpt8_gate_fck@1000âti,composite-gate-clockŒ#ï ˆÜagpt8_mux_fck@1040âti,composite-mux-clockŒE#ïˆ@Übgpt8_fckâti,composite-clockŒabgpt9_gate_fck@1000âti,composite-gate-clockŒ#ï ˆÜcgpt9_mux_fck@1040âti,composite-mux-clockŒE#ïˆ@Üdgpt9_fckâti,composite-clockŒcdper_32k_alwon_fckâfixed-factor-clockŒEozÜegpio6_dbck@1000âti,gate-clockŒeˆïÜ’gpio5_dbck@1000âti,gate-clockŒeˆïÜ“gpio4_dbck@1000âti,gate-clockŒeˆïÜ”gpio3_dbck@1000âti,gate-clockŒeˆïÜ•gpio2_dbck@1000âti,gate-clockŒeˆï Ü–wdt3_fck@1000âti,wait-gate-clockŒeˆï Ü—per_l4_ickâfixed-factor-clockŒDozÜfgpio6_ick@1010âti,omap3-interface-clockŒfˆïܘgpio5_ick@1010âti,omap3-interface-clockŒfˆïÜ™gpio4_ick@1010âti,omap3-interface-clockŒfˆïÜšgpio3_ick@1010âti,omap3-interface-clockŒfˆïÜ›gpio2_ick@1010âti,omap3-interface-clockŒfˆï Üœwdt3_ick@1010âti,omap3-interface-clockŒfˆï Ü�uart3_ick@1010âti,omap3-interface-clockŒfˆï Üžuart4_ick@1010âti,omap3-interface-clockŒfˆïÜŸgpt9_ick@1010âti,omap3-interface-clockŒfˆï Ü gpt8_ick@1010âti,omap3-interface-clockŒfˆï Ü¡gpt7_ick@1010âti,omap3-interface-clockŒfˆïÜ¢gpt6_ick@1010âti,omap3-interface-clockŒfˆïÜ£gpt5_ick@1010âti,omap3-interface-clockŒfˆïܤgpt4_ick@1010âti,omap3-interface-clockŒfˆïÜ¥gpt3_ick@1010âti,omap3-interface-clockŒfˆïܦgpt2_ick@1010âti,omap3-interface-clockŒfˆïܧmcbsp2_ick@1010âti,omap3-interface-clockŒfˆïܨmcbsp3_ick@1010âti,omap3-interface-clockŒfˆïÜ©mcbsp4_ick@1010âti,omap3-interface-clockŒfˆïܪmcbsp2_gate_fck@1000âti,composite-gate-clockŒ ïˆÜmcbsp3_gate_fck@1000âti,composite-gate-clockŒ ïˆÜmcbsp4_gate_fck@1000âti,composite-gate-clockŒ ïˆÜemu_src_mux_ck@1140â ti,mux-clockŒ#ghiˆ@Üjemu_src_ckâti,clkdm-gate-clockŒjÜkpclk_fck@1140âti,divider-clockŒkïMˆ@Xpclkx2_fck@1140âti,divider-clockŒkïMˆ@Xatclk_fck@1140âti,divider-clockŒkïMˆ@Xtraceclk_src_fck@1140â ti,mux-clockŒ#ghiïˆ@Ültraceclk_fck@1140âti,divider-clockŒlï Mˆ@Xsecure_32k_fckâ fixed-clock=€Ümgpt12_fckâfixed-factor-clockŒmozÜwdt1_fckâfixed-factor-clockŒmozsecurity_l4_ick2âfixed-factor-clockŒDozÜnaes1_ick@a14âti,omap3-interface-clockŒnïˆ Ürng_ick@a14âti,omap3-interface-clockŒnˆ ïÜùsha11_ick@a14âti,omap3-interface-clockŒnˆ ïdes1_ick@a14âti,omap3-interface-clockŒnˆ ïcam_mclk@f00âti,gate-clockŒocam_ick@f10â!ti,omap3-no-wait-interface-clockŒDˆïÜÝcsi2_96m_fck@f00âti,gate-clockŒˆïÜÞsecurity_l3_ickâfixed-factor-clockŒCozÜppka_ick@a14âti,omap3-interface-clockŒpˆ ïicr_ick@a10âti,omap3-interface-clockŒOˆ ïdes2_ick@a10âti,omap3-interface-clockŒOˆ ïmspro_ick@a10âti,omap3-interface-clockŒOˆ ïmailboxes_ick@a10âti,omap3-interface-clockŒOˆ ïssi_l4_ickâfixed-factor-clockŒDozÜwsr1_fck@c00âti,wait-gate-clockŒ#ˆ ïÜsr2_fck@c00âti,wait-gate-clockŒ#ˆ ïÜsr_l4_ickâfixed-factor-clockŒDozdpll2_fck@40âti,divider-clockŒ+ïMˆ@XÜqdpll2_ck@4âti,omap3-dpll-clockŒ#qˆ$@4ÞðøÜrdpll2_m2_ck@44âti,divider-clockŒrMˆDXÜsiva2_ck@0âti,wait-gate-clockŒsˆïÜßmodem_fck@a00âti,omap3-interface-clockŒ#ˆ ïÜàsad2d_ick@a10âti,omap3-interface-clockŒCˆ ïÜámad2d_ick@a18âti,omap3-interface-clockŒCˆ ïÜâmspro_fck@a00âti,wait-gate-clockŒˆ ïssi_ssr_gate_fck_3430es2@a00â ti,composite-no-wait-gate-clockŒ$ïˆ Ütssi_ssr_div_fck_3430es2@a40âti,composite-divider-clockŒ$ïˆ @$ Üussi_ssr_fck_3430es2âti,composite-clockŒtuÜvssi_sst_fck_3430es2âfixed-factor-clockŒvozÜ hsotgusb_ick_3430es2@a10â"ti,omap3-hsotgusb-interface-clockŒNˆ ïÜ�ssi_ick_3430es2@a10âti,omap3-ssi-interface-clockŒwˆ ïÜ usim_gate_fck@c00âti,composite-gate-clockŒJï ˆ Ü‚sys_d2_ckâfixed-factor-clockŒ#ozÜyomap_96m_d2_fckâfixed-factor-clockŒJozÜzomap_96m_d4_fckâfixed-factor-clockŒJozÜ{omap_96m_d8_fckâfixed-factor-clockŒJozÜ|omap_96m_d10_fckâfixed-factor-clockŒJoz Ü}dpll5_m2_d4_ckâfixed-factor-clockŒxozÜ~dpll5_m2_d8_ckâfixed-factor-clockŒxozÜdpll5_m2_d16_ckâfixed-factor-clockŒxozÜ€dpll5_m2_d20_ckâfixed-factor-clockŒxozÜ�usim_mux_fck@c40âti,composite-mux-clock(Œ#yz{|}~€�ïˆ @X܃usim_fckâti,composite-clockŒ‚ƒusim_ick@c10âti,omap3-interface-clockŒSˆ ï ܳdpll5_ck@d04âti,omap3-dpll-clockŒ##ˆ  $ L 4ÞðÜ„dpll5_m2_ck@d50âti,divider-clockŒ„Mˆ PXÜxsgx_gate_fck@b00âti,composite-gate-clockŒ+ïˆ ÜŒcore_d3_ckâfixed-factor-clockŒ+ozÜ…core_d4_ckâfixed-factor-clockŒ+oz܆core_d6_ckâfixed-factor-clockŒ+oz܇omap_192m_alwon_fckâfixed-factor-clockŒ'oz܈core_d2_ckâfixed-factor-clockŒ+oz܉sgx_mux_fck@b40âti,composite-mux-clock Œ…†‡/ˆ‰Š‹ˆ @Ü�sgx_fckâti,composite-clockŒŒ�Üsgx_ick@b10âti,wait-gate-clockŒCˆ ïÜãcpefuse_fck@a08âti,gate-clockŒ#ˆ ïÜ×ts_fck@a08âti,gate-clockŒEˆ ïÜØusbtll_fck@a08âti,wait-gate-clockŒxˆ ïÜÙusbtll_ick@a18âti,omap3-interface-clockŒOˆ ïÜÚmmchs3_ick@a10âti,omap3-interface-clockŒOˆ ïÜÛmmchs3_fck@a00âti,wait-gate-clockŒˆ ïÜÜdss1_alwon_fck_3430es2@e00âti,dss-gate-clockŒŽïˆµÜ·dss_ick_3430es2@e10âti,omap3-dss-interface-clockŒDˆïܸusbhost_120m_fck@1400âti,gate-clockŒxˆïÜäusbhost_48m_fck@1400âti,dss-gate-clockŒ5ˆïÜåusbhost_ick@1410âti,omap3-dss-interface-clockŒDˆïÜæclockdomainscore_l3_clkdmti,clockdomainŒ��dpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomainŒkdpll4_clkdmti,clockdomainŒ!wkup_clkdmti,clockdomain$Œ«¬­®¯°±²³dss_clkdmti,clockdomainŒ´µ¶·¸core_l4_clkdmti,clockdomain”Œ¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜcam_clkdmti,clockdomainŒÝÞiva2_clkdmti,clockdomainŒßdpll2_clkdmti,clockdomainŒrd2d_clkdmti,clockdomain Œàáâdpll5_clkdmti,clockdomainŒ„sgx_clkdmti,clockdomainŒãusbhost_clkdmti,clockdomain Œäåætarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 ürevsyscŒR°“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(ürevsyscsyss#  !ŒN“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä &1 >`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1K]m Ügpio@49050000ti,omap3-gpioˆIäïgpio2]m en_usb2_porty‚ˆ“enable usb2 portgpio@49052000ti,omap3-gpioˆI äïgpio3]m gpio@49054000ti,omap3-gpioˆI@ä ïgpio4]m gpio@49056000ti,omap3-gpioˆI`ä!ïgpio5]m Ü÷gpio@49058000ti,omap3-gpioˆI€ä"ïgpio6]m Üðserial@4806a000ti,omap3-uartˆH  �HçR.123txrxïuart1=Ülserial@4806c000ti,omap3-uartˆHÀ�IçJ.343txrxïuart2=Ülserial@49020000ti,omap3-uartˆI�Jçn.563txrxïuart3=Ülpdefault~èi2c@48070000 ti,omap3-i2cˆH€ä8.3txrx+ïi2c1='¬@twl@48ˆHä  ti,twl4030 pdefault~éêrtcti,twl4030-rtcä bciti,twl4030-bciä ±ë¿ì Ëvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2£usb_1v8²w@Êw@Üregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1² 'ÀÊ Üregulator-vdacti,twl4030-vdac²w@Êw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1²:�Ê0°Üòregulator-vmmc2ti,twl4030-vmmc2²:�Ê0°Üregulator-vusb1v5ti,twl4030-vusb1v5Üíregulator-vusb1v8ti,twl4030-vusb1v8Üîregulator-vusb3v1ti,twl4030-vusb3v1Üëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2²w@Êw@ÜÜregulator-vsimti,twl4030-vsim²w@Ê-ÆÀÜógpioti,twl4030-gpio]m ðÜen_on_board_gpio_61y‚ˆ“en_hsusb2_clktwl4030-usbti,twl4030-usbä üí îë&/Üpwmti,twl4030-pwm:pwmledti,twl4030-pwmled:pwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadäEU8h  7 Smadcti,twl4030-madcäuÜìpower1ti,twl4030-power-omap3-evmti,twl4030-power-idle‡i2c@48072000 ti,omap3-i2cˆH €ä9.3txrx+ïi2c2=€i2c@48060000 ti,omap3-i2cˆH€ä=.3txrx+ïi2c3=€tvp5146@5c ti,tvp5146m2ˆ\mailbox@48094000ti,omap3-mailboxïmailboxˆH @ä—£µdsp Ç Òspi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1Ý@.#$%&'()* 3tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0ˆ ti,tsc2046ëB@ýï@#À,(<ÿLW ðä eðspi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2Ý .+,-.3tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3Ý .3tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4Ý.FG3tx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1r.=>3txrxñ�SçŒò˜ó¥pdefault~ômmc@480b4000ti,omap3-hsmmcˆH @äVïmmc2./03txrx�Vç.Œõ¯¥½+pdefault~öwlcore@2 ti,wl1271ˆ�÷çN ÐirqwakeupàIðmmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc3.MN3txrx ôdisabledmmu@480bd400ûti,omap2-iommuˆH Ô€äïmmu_ispÜmmu@5d000000ûti,omap2-iommuˆ]€äïmmu_iva ôdisabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿümpu ä;< Ðcommontxrx€ïmcbsp1. 3txrxŒø“fck ôdisabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H Dürevsyscsyss!Œù“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ ümpusidetoneä>?Ðcommontxrxsidetoneïmcbsp2mcbsp2_sidetone.!"3txrxŒú¨“fckick ôdisabledmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ ümpusidetoneäYZÐcommontxrxsidetone€ïmcbsp3mcbsp3_sidetone.3txrxŒû©“fckick ôdisabledmcbsp@49026000ti,omap3-mcbspˆI`ÿümpu ä67 Ðcommontxrx€ïmcbsp4.3txrxŒü“fck' ôdisabledmcbsp@48096000ti,omap3-mcbspˆH `ÿümpu äQR Ðcommontxrx€ïmcbsp5.3txrxŒý“fck ôdisabledsham@480c3000ti,omap3-shamïshamˆH 0dä1.E3rxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€ürevsyscsyss' !Œþ²“fckick+ ùH1€8Ltimer@0ti,omap3430-timerˆ€Œþ“fckä%WfþvEtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I ürevsyscsyss' !Œÿ§“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5�timer@4903a000ti,omap3430-timerˆI ä*ïtimer6�timer@4903c000ti,omap3430-timerˆIÀä+ïtimer7�timer@4903e000ti,omap3430-timerˆIàä,ïtimer8š�timer@49040000ti,omap3430-timerˆIä-ïtimer9štimer@48086000ti,omap3430-timerˆH`ä.ïtimer10štimer@48088000ti,omap3430-timerˆH€ä/ïtimer11štarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@ürevsyscsyss' !Œ±“fckick+ ùH0@timer@0ti,omap3430-timerˆä_W§usbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ù ·ehci-phyohci@48064400ti,ohci-omap3ˆHDäLÂehci@48064800 ti,ehci-omapˆHHäMÚgpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐä.3rxtxßë+ ]m ù0,Üethernet@gpmcsmsc,lan9221smsc,lan9115ý4N\–n–€�¢(µ-ÃŒÒ-àŒï››x :KQKkƒš²ÄÔâï ðä ˆÿpdefault~nand@0,0ti,omap2-nand ˆ ä micron,mt29f2g16abdhc  #bch8 3N\,n,€�"¢,à(Ã6@ïRR²(š+usb_otg_hs@480ab000ti,omap3-musbˆH °ä\]Ðmcdma ïusb_otg_hs D O W  ` oÚ wusb2-phy* �2dss@48050000 ti,omap3-dssˆHôokay ïdss_coreŒ·“fck+ù ‡ —ïpdefault~ dispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒ·“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ üprotophypllä ôdisabled ïdss_dsi1Œ·¶ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH ôdisabled ïdss_rfbiŒ·¸“fckickencoder@48050c00ti,omap3-vencˆH  ôdisabled ïdss_vencŒ´“fckportendpoint ©  ¹Üssi-controller@48058000 ti,omap3-ssiïssiôokayˆH€H�üsysgddäGÐgdd_mpu+ù Œv   “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨ütxrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸ütxrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿpdefault~ pinmux_ehci_phy_pinsˆÜpinmux_hsusb2_2_pins0ˆ   " Ü isp@480bc000 ti,omap3-ispˆH ÀüH Ø|ä Äœl Ëâports+bandgap@48002524ˆH%$ti,omap34xx-bandgap ×Ütarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$üsyscŒ“fck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH �$üsyscŒ“fck+ ùH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPürevŒã“fckick+ ùP@opp-tableoperating-points-v2-ti-cpuœÜopp1-125000000 ísY@ ôà˜à˜à˜ ÿÿÿÿopp2-250000000 íæ²€ ôg8g8g8 ÿÿÿÿ opp3-500000000 íÍe ôO€O€O€ ÿÿÿÿopp4-550000000 í ÈU€ ôtxtxtx ÿÿÿÿopp5-600000000 í#ÃF ô™p™p™p ÿÿÿÿopp6-720000000 í*êT ô™p™p™p ÿÿÿÿ thermal-zonescpu_thermal *ú @è NN  [tripscpu_alert k8€ wЃpassiveÜcpu_crit k_� wÐ ƒcriticalcooling-mapsmap0 ‚ ‡ÿÿÿÿÿÿÿÿregulator-vddvarioregulator-fixed £vddvarioÜÜregulator-vdd33aregulator-fixed£vdd33aÜÜhsusb2_power_regregulator-fixed £hsusb2_vbus²2Z Ê2Z  m –p §Ühsusb2_phyusb-nop-xceiv ºý/pdefault~Üleds gpio-ledsledb Æomap3evm::ledb ‚ Ìdefault-onwl12xx_vmmcregulator-fixed£vwl1271²w@Êw@ m÷ –p § âpdefault~Üõbacklightgpio-backlight í ‚regulator-lcd-3v3regulator-fixed£lcd_3v3²2Z Ê2Z  –p m÷Üïdisplaysharp,ls037v7dw01 Ælcd øï ï ÷ º÷$ ÷portendpoint ©Ü memory@80000000|memoryˆ€ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-lowline-nameinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardinterrupt-namesref-clock-frequencystatus#iommu-cellsti,#tlb-entriesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highreset-gpioslabellinux,default-triggervin-supplydefault-onpower-supplyenvdd-supplyenable-gpiosmode-gpios