Ð þí¸8ü( ¼Ä3logicpd,dm3730-torpedo-devkitti,omap3630ti,omap3 +77LogicPD Zoom DM3730 Torpedo + Wireless Development Kitchosen=/ocp@68000000/serial@4806a000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/mmc@480ad000g/ocp@68000000/serial@4806a000o/ocp@68000000/serial@4806c000w/ocp@68000000/serial@49020000/ocp@68000000/serial@49042000 ‡/displaycpus+cpu@0arm,cortex-a8�cpuœ §cpu³“àÁÕàïû!pmu@54000000arm,cortex-a8-pmuœT€debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busœh +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busœ +  pinmux@30 ti,omap3-padconfpinctrl-singleœ08+.?Trÿûçpinmux_mcbsp2_pins � ûpinmux_uart2_pins(�DFHJhûèpinmux_mcspi1_pins �˜šœžûúpinmux_hsusb_otg_pins`�rtvxz|~€‚„†ˆûpinmux_i2c1_pins�ŠŒûêpinmux_i2c2_pins�Ž�ûòpinmux_i2c3_pins�’”ûöpinmux_twl4030_pins�°Aûìpinmux_gpio_key_pins�¦¬û$hdq_pins�–ûûpinmux_pwm_pins�ˆû(pinmux_led_pins�¨ªû"pinmux_mmc1_pins0�ûýpinmux_tsc2004_pins�Vûøpinmux_backlight_pins�Xû-pinmux_isp_pins`�ÜÞàâæèêìîðòôûpinmux_panel_pwr_pins�Zû*pinmux_dss_dpi_pins1°�¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐ Ò Ô Ö Ø Ú ûpinmux_mm3_pins0�468:T^ûscm_conf@270sysconsimple-busœp0+ p0ûpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapœ°£pbias_mmc_omap2430ªpbias_mmc_omap2430¹w@Ñ-ÆÀûüclocks+mcbsp5_mux_fck@68éti,composite-mux-clock öœhû mcbsp5_fckéti,composite-clock  û mcbsp1_mux_fck@4éti,composite-mux-clock öœû mcbsp1_fckéti,composite-clock  ûmcbsp2_mux_fck@4éti,composite-mux-clock  öœûmcbsp2_fckéti,composite-clock ûmcbsp3_mux_fck@68éti,composite-mux-clock  œhûmcbsp3_fckéti,composite-clock ûmcbsp4_mux_fck@68éti,composite-mux-clock  öœhûmcbsp4_fckéti,composite-clock û clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleœ \+.?Trÿpinmux_twl4030_vpins �ûípinmux_gpio_key_pins_wkup� û%pinmux_lan9221_pins�Zûpinmux_mmc1_cd�Tûþtarget-module@480a6000ti,sysc-omap2ti,syscœH `DH `HH `Lrevsyscsyss  ( §ick+ H ` aes1@0 ti,omap3-aesœP5  :txrxtarget-module@480c5000ti,sysc-omap2ti,syscœH PDH PHH PLrevsyscsyss  ( §ick+ H P aes2@0 ti,omap3-aesœP5AB:txrxprm@48306000 ti,omap3-prmœH0`@ clocks+virt_16_8m_cké fixed-clockDYûosc_sys_ck@d40é ti,mux-clock œ @ûsys_ck@1270éti,divider-clock öTœp_û"sys_clkout1@d70éti,gate-clock œ pödpll3_x2_ckéfixed-factor-clock v�dpll3_m2x2_ckéfixed-factor-clock v�û!dpll4_x2_ckéfixed-factor-clock  v�corex2_fckéfixed-factor-clock !v�û#wkup_l4_ickéfixed-factor-clock "v�ûRcorex2_d3_fckéfixed-factor-clock #v�û‰corex2_d5_fckéfixed-factor-clock #v�ûŠclockdomainscm@48004000 ti,omap3-cmœH@@clocks+dummy_apb_pclké fixed-clockDomap_32k_fcké fixed-clockD€ûDvirt_12m_cké fixed-clockD·ûvirt_13m_cké fixed-clockDÆ]@ûvirt_19200000_cké fixed-clockD$øûvirt_26000000_cké fixed-clockDŒº€ûvirt_38_4m_cké fixed-clockDIðûdpll4_ck@d00éti,omap3-dpll-per-j-type-clock ""œ D 0û dpll4_m2_ck@d48éti,divider-clock  T?œ H_û$dpll4_m2x2_mul_ckéfixed-factor-clock $v�û%dpll4_m2x2_ck@d00éti,hsdiv-gate-clock %öœ ‹û&omap_96m_alwon_fckéfixed-factor-clock &v�û-dpll3_ck@d00éti,omap3-dpll-core-clock ""œ @ 0ûdpll3_m3_ck@1140éti,divider-clock öTœ@_û'dpll3_m3x2_mul_ckéfixed-factor-clock 'v�û(dpll3_m3x2_ck@d00éti,hsdiv-gate-clock (ö œ ‹û)emu_core_alwon_ckéfixed-factor-clock )v�ûfsys_altclké fixed-clockDû2mcbsp_clksé fixed-clockDûdpll3_m2_ck@d40éti,divider-clock öTœ @_ûcore_ckéfixed-factor-clock v�û*dpll1_fck@940éti,divider-clock *öTœ @_û+dpll1_ck@904éti,omap3-dpll-clock "+œ  $ @ 4ûdpll1_x2_ckéfixed-factor-clock v�û,dpll1_x2m2_ck@944éti,divider-clock ,Tœ D_û@cm_96m_fckéfixed-factor-clock -v�û.omap_96m_fck@d40é ti,mux-clock ."öœ @ûIdpll4_m3_ck@e40éti,divider-clock  öT œ@_û/dpll4_m3x2_mul_ckéfixed-factor-clock /v�û0dpll4_m3x2_ck@d00éti,hsdiv-gate-clock 0öœ ‹û1omap_54m_fck@d40é ti,mux-clock 12öœ @û<cm_96m_d2_fckéfixed-factor-clock .v�û3omap_48m_fck@d40é ti,mux-clock 32öœ @û4omap_12m_fckéfixed-factor-clock 4v�ûKdpll4_m4_ck@e40éti,divider-clock  Tœ@_û5dpll4_m4x2_mul_ckéti,fixed-factor-clock 5¡¯¼û6dpll4_m4x2_ck@d00éti,gate-clock 6öœ ‹¼û�dpll4_m5_ck@f40éti,divider-clock  T?œ@_û7dpll4_m5x2_mul_ckéti,fixed-factor-clock 7¡¯¼û8dpll4_m5x2_ck@d00éti,hsdiv-gate-clock 8öœ ‹¼ûndpll4_m6_ck@1140éti,divider-clock  öT?œ@_û9dpll4_m6x2_mul_ckéfixed-factor-clock 9v�û:dpll4_m6x2_ck@d00éti,hsdiv-gate-clock :öœ ‹û;emu_per_alwon_ckéfixed-factor-clock ;v�ûgclkout2_src_gate_ck@d70é ti,composite-no-wait-gate-clock *öœ pû=clkout2_src_mux_ck@d70éti,composite-mux-clock *".<œ pû>clkout2_src_ckéti,composite-clock =>û?sys_clkout2@d70éti,divider-clock ?öT@œ pÏmpu_ckéfixed-factor-clock @v�ûAarm_fck@924éti,divider-clock Aœ $Temu_mpu_alwon_ckéfixed-factor-clock Av�ûhl3_ick@a40éti,divider-clock *Tœ @_ûBl4_ick@a40éti,divider-clock BöTœ @_ûCrm_ick@c40éti,divider-clock CöTœ @_gpt10_gate_fck@a00éti,composite-gate-clock "ö œ ûEgpt10_mux_fck@a40éti,composite-mux-clock D"öœ @ûFgpt10_fckéti,composite-clock EFgpt11_gate_fck@a00éti,composite-gate-clock "ö œ ûGgpt11_mux_fck@a40éti,composite-mux-clock D"öœ @ûHgpt11_fckéti,composite-clock GHcore_96m_fckéfixed-factor-clock Iv�ûmmchs2_fck@a00éti,wait-gate-clock œ öû¹mmchs1_fck@a00éti,wait-gate-clock œ öûºi2c3_fck@a00éti,wait-gate-clock œ öû»i2c2_fck@a00éti,wait-gate-clock œ öû¼i2c1_fck@a00éti,wait-gate-clock œ öû½mcbsp5_gate_fck@a00éti,composite-gate-clock ö œ û mcbsp1_gate_fck@a00éti,composite-gate-clock ö œ û core_48m_fckéfixed-factor-clock 4v�ûJmcspi4_fck@a00éti,wait-gate-clock Jœ öû¾mcspi3_fck@a00éti,wait-gate-clock Jœ öû¿mcspi2_fck@a00éti,wait-gate-clock Jœ öûÀmcspi1_fck@a00éti,wait-gate-clock Jœ öûÁuart2_fck@a00éti,wait-gate-clock Jœ öûÂuart1_fck@a00éti,wait-gate-clock Jœ ö ûÃcore_12m_fckéfixed-factor-clock Kv�ûLhdq_fck@a00éti,wait-gate-clock Lœ öûÄcore_l3_ickéfixed-factor-clock Bv�ûMsdrc_ick@a10éti,wait-gate-clock Mœ öûŽgpmc_fckéfixed-factor-clock Mv�core_l4_ickéfixed-factor-clock Cv�ûNmmchs2_ick@a10éti,omap3-interface-clock Nœ öûÅmmchs1_ick@a10éti,omap3-interface-clock Nœ öûÆhdq_ick@a10éti,omap3-interface-clock Nœ öûÇmcspi4_ick@a10éti,omap3-interface-clock Nœ öûÈmcspi3_ick@a10éti,omap3-interface-clock Nœ öûÉmcspi2_ick@a10éti,omap3-interface-clock Nœ öûÊmcspi1_ick@a10éti,omap3-interface-clock Nœ öûËi2c3_ick@a10éti,omap3-interface-clock Nœ öûÌi2c2_ick@a10éti,omap3-interface-clock Nœ öûÍi2c1_ick@a10éti,omap3-interface-clock Nœ öûÎuart2_ick@a10éti,omap3-interface-clock Nœ öûÏuart1_ick@a10éti,omap3-interface-clock Nœ ö ûÐgpt11_ick@a10éti,omap3-interface-clock Nœ ö ûÑgpt10_ick@a10éti,omap3-interface-clock Nœ ö ûÒmcbsp5_ick@a10éti,omap3-interface-clock Nœ ö ûÓmcbsp1_ick@a10éti,omap3-interface-clock Nœ ö ûÔomapctrl_ick@a10éti,omap3-interface-clock Nœ öûÕdss_tv_fck@e00éti,gate-clock <œöû´dss_96m_fck@e00éti,gate-clock Iœöûµdss2_alwon_fck@e00éti,gate-clock "œöû¶dummy_cké fixed-clockDgpt1_gate_fck@c00éti,composite-gate-clock "öœ ûOgpt1_mux_fck@c40éti,composite-mux-clock D"œ @ûPgpt1_fckéti,composite-clock OPû aes2_ick@a10éti,omap3-interface-clock Nöœ ûwkup_32k_fckéfixed-factor-clock Dv�ûQgpio1_dbck@c00éti,gate-clock Qœ öû«sha12_ick@a10éti,omap3-interface-clock Nœ öûÖwdt2_fck@c00éti,wait-gate-clock Qœ öû¬wdt2_ick@c10éti,omap3-interface-clock Rœ öû­wdt1_ick@c10éti,omap3-interface-clock Rœ öû®gpio1_ick@c10éti,omap3-interface-clock Rœ öû¯omap_32ksync_ick@c10éti,omap3-interface-clock Rœ öû°gpt12_ick@c10éti,omap3-interface-clock Rœ öû±gpt1_ick@c10éti,omap3-interface-clock Rœ öû²per_96m_fckéfixed-factor-clock -v�û per_48m_fckéfixed-factor-clock 4v�ûSuart3_fck@1000éti,wait-gate-clock Sœö û�gpt2_gate_fck@1000éti,composite-gate-clock "öœûTgpt2_mux_fck@1040éti,composite-mux-clock D"œ@ûUgpt2_fckéti,composite-clock TUû gpt3_gate_fck@1000éti,composite-gate-clock "öœûVgpt3_mux_fck@1040éti,composite-mux-clock D"öœ@ûWgpt3_fckéti,composite-clock VWgpt4_gate_fck@1000éti,composite-gate-clock "öœûXgpt4_mux_fck@1040éti,composite-mux-clock D"öœ@ûYgpt4_fckéti,composite-clock XYgpt5_gate_fck@1000éti,composite-gate-clock "öœûZgpt5_mux_fck@1040éti,composite-mux-clock D"öœ@û[gpt5_fckéti,composite-clock Z[gpt6_gate_fck@1000éti,composite-gate-clock "öœû\gpt6_mux_fck@1040éti,composite-mux-clock D"öœ@û]gpt6_fckéti,composite-clock \]gpt7_gate_fck@1000éti,composite-gate-clock "öœû^gpt7_mux_fck@1040éti,composite-mux-clock D"öœ@û_gpt7_fckéti,composite-clock ^_gpt8_gate_fck@1000éti,composite-gate-clock "ö œû`gpt8_mux_fck@1040éti,composite-mux-clock D"öœ@ûagpt8_fckéti,composite-clock `agpt9_gate_fck@1000éti,composite-gate-clock "ö œûbgpt9_mux_fck@1040éti,composite-mux-clock D"öœ@ûcgpt9_fckéti,composite-clock bcper_32k_alwon_fckéfixed-factor-clock Dv�ûdgpio6_dbck@1000éti,gate-clock dœöû‘gpio5_dbck@1000éti,gate-clock dœöû’gpio4_dbck@1000éti,gate-clock dœöû“gpio3_dbck@1000éti,gate-clock dœöû”gpio2_dbck@1000éti,gate-clock dœö û•wdt3_fck@1000éti,wait-gate-clock dœö û–per_l4_ickéfixed-factor-clock Cv�ûegpio6_ick@1010éti,omap3-interface-clock eœöû—gpio5_ick@1010éti,omap3-interface-clock eœöû˜gpio4_ick@1010éti,omap3-interface-clock eœöû™gpio3_ick@1010éti,omap3-interface-clock eœöûšgpio2_ick@1010éti,omap3-interface-clock eœö û›wdt3_ick@1010éti,omap3-interface-clock eœö ûœuart3_ick@1010éti,omap3-interface-clock eœö û�uart4_ick@1010éti,omap3-interface-clock eœöûžgpt9_ick@1010éti,omap3-interface-clock eœö ûŸgpt8_ick@1010éti,omap3-interface-clock eœö û gpt7_ick@1010éti,omap3-interface-clock eœöû¡gpt6_ick@1010éti,omap3-interface-clock eœöû¢gpt5_ick@1010éti,omap3-interface-clock eœöû£gpt4_ick@1010éti,omap3-interface-clock eœöû¤gpt3_ick@1010éti,omap3-interface-clock eœöû¥gpt2_ick@1010éti,omap3-interface-clock eœöû¦mcbsp2_ick@1010éti,omap3-interface-clock eœöû§mcbsp3_ick@1010éti,omap3-interface-clock eœöû¨mcbsp4_ick@1010éti,omap3-interface-clock eœöû©mcbsp2_gate_fck@1000éti,composite-gate-clock öœûmcbsp3_gate_fck@1000éti,composite-gate-clock öœûmcbsp4_gate_fck@1000éti,composite-gate-clock öœûemu_src_mux_ck@1140é ti,mux-clock "fghœ@ûiemu_src_ckéti,clkdm-gate-clock iûjpclk_fck@1140éti,divider-clock jöTœ@_pclkx2_fck@1140éti,divider-clock jöTœ@_atclk_fck@1140éti,divider-clock jöTœ@_traceclk_src_fck@1140é ti,mux-clock "fghöœ@ûktraceclk_fck@1140éti,divider-clock kö Tœ@_secure_32k_fcké fixed-clockD€ûlgpt12_fckéfixed-factor-clock lv�û wdt1_fckéfixed-factor-clock lv�security_l4_ick2éfixed-factor-clock Cv�ûmaes1_ick@a14éti,omap3-interface-clock möœ ûrng_ick@a14éti,omap3-interface-clock mœ öûsha11_ick@a14éti,omap3-interface-clock mœ ödes1_ick@a14éti,omap3-interface-clock mœ öcam_mclk@f00éti,gate-clock nöœ¼cam_ick@f10é!ti,omap3-no-wait-interface-clock CœöûÝcsi2_96m_fck@f00éti,gate-clock œöûÞsecurity_l3_ickéfixed-factor-clock Bv�ûopka_ick@a14éti,omap3-interface-clock oœ öicr_ick@a10éti,omap3-interface-clock Nœ ödes2_ick@a10éti,omap3-interface-clock Nœ ömspro_ick@a10éti,omap3-interface-clock Nœ ömailboxes_ick@a10éti,omap3-interface-clock Nœ össi_l4_ickéfixed-factor-clock Cv�ûvsr1_fck@c00éti,wait-gate-clock "œ öûsr2_fck@c00éti,wait-gate-clock "œ öûsr_l4_ickéfixed-factor-clock Cv�dpll2_fck@40éti,divider-clock *öTœ@_ûpdpll2_ck@4éti,omap3-dpll-clock "pœ$@4å÷ÿûqdpll2_m2_ck@44éti,divider-clock qTœD_ûriva2_ck@0éti,wait-gate-clock rœöûßmodem_fck@a00éti,omap3-interface-clock "œ öûàsad2d_ick@a10éti,omap3-interface-clock Bœ öûámad2d_ick@a18éti,omap3-interface-clock Bœ öûâmspro_fck@a00éti,wait-gate-clock œ össi_ssr_gate_fck_3430es2@a00é ti,composite-no-wait-gate-clock #öœ ûsssi_ssr_div_fck_3430es2@a40éti,composite-divider-clock #öœ @$ûtssi_ssr_fck_3430es2éti,composite-clock stûussi_sst_fck_3430es2éfixed-factor-clock uv�ûhsotgusb_ick_3430es2@a10é"ti,omap3-hsotgusb-interface-clock Mœ öû�ssi_ick_3430es2@a10éti,omap3-ssi-interface-clock vœ öûusim_gate_fck@c00éti,composite-gate-clock Iö œ û�sys_d2_ckéfixed-factor-clock "v�ûxomap_96m_d2_fckéfixed-factor-clock Iv�ûyomap_96m_d4_fckéfixed-factor-clock Iv�ûzomap_96m_d8_fckéfixed-factor-clock Iv�û{omap_96m_d10_fckéfixed-factor-clock Iv� û|dpll5_m2_d4_ckéfixed-factor-clock wv�û}dpll5_m2_d8_ckéfixed-factor-clock wv�û~dpll5_m2_d16_ckéfixed-factor-clock wv�ûdpll5_m2_d20_ckéfixed-factor-clock wv�û€usim_mux_fck@c40éti,composite-mux-clock( "xyz{|}~€öœ @_û‚usim_fckéti,composite-clock �‚usim_ick@c10éti,omap3-interface-clock Rœ ö û³dpll5_ck@d04éti,omap3-dpll-clock ""œ  $ L 4å÷ûƒdpll5_m2_ck@d50éti,divider-clock ƒTœ P_ûwsgx_gate_fck@b00éti,composite-gate-clock *öœ û‹core_d3_ckéfixed-factor-clock *v�û„core_d4_ckéfixed-factor-clock *v�û…core_d6_ckéfixed-factor-clock *v�û†omap_192m_alwon_fckéfixed-factor-clock &v�û‡core_d2_ckéfixed-factor-clock *v�ûˆsgx_mux_fck@b40éti,composite-mux-clock  „…†.‡ˆ‰Šœ @ûŒsgx_fckéti,composite-clock ‹Œûsgx_ick@b10éti,wait-gate-clock Bœ öûãcpefuse_fck@a08éti,gate-clock "œ öû×ts_fck@a08éti,gate-clock Dœ öûØusbtll_fck@a08éti,wait-gate-clock wœ öûÙusbtll_ick@a18éti,omap3-interface-clock Nœ öûÚmmchs3_ick@a10éti,omap3-interface-clock Nœ öûÛmmchs3_fck@a00éti,wait-gate-clock œ öûÜdss1_alwon_fck_3430es2@e00éti,dss-gate-clock �öœ¼û·dss_ick_3430es2@e10éti,omap3-dss-interface-clock Cœöû¸usbhost_120m_fck@1400éti,gate-clock wœöûäusbhost_48m_fck@1400éti,dss-gate-clock 4œöûåusbhost_ick@1410éti,omap3-dss-interface-clock Cœöûæuart4_fck@1000éti,wait-gate-clock Sœöûªclockdomainscore_l3_clkdmti,clockdomain Ž�dpll3_clkdmti,clockdomain dpll1_clkdmti,clockdomain per_clkdmti,clockdomainl �‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomain jdpll4_clkdmti,clockdomain  wkup_clkdmti,clockdomain$ «¬­®¯°±²³dss_clkdmti,clockdomain ´µ¶·¸core_l4_clkdmti,clockdomain” ¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜcam_clkdmti,clockdomain ÝÞiva2_clkdmti,clockdomain ßdpll2_clkdmti,clockdomain qd2d_clkdmti,clockdomain  àáâdpll5_clkdmti,clockdomain ƒsgx_clkdmti,clockdomain ãusbhost_clkdmti,clockdomain  äåætarget-module@48320000ti,sysc-omap2ti,syscœH2H2 revsysc Q°§fckick+ H2counter@0ti,omap-counter32kœ interrupt-controller@48200000ti,omap3-intc?.œH ûtarget-module@48056000ti,sysc-omap2ti,syscœH`H`,H`(revsyscsyss #  ( M§ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdmaœ -8 E`ûgpio@48310000ti,omap3-gpioœH1gpio1Rdt?.û&gpio@49050000ti,omap3-gpioœIgpio2dt?.gpio@49052000ti,omap3-gpioœI gpio3dt?.gpio@49054000ti,omap3-gpioœI@ gpio4dt?.ûÿgpio@49056000ti,omap3-gpioœI`!gpio5dt?.ûùgpio@49058000ti,omap3-gpioœI€"gpio6dt?.ûéserial@4806a000ti,omap3-uartœH  €HçR512:txrxuart1DÜlserial@4806c000ti,omap3-uartœHÀ€IçJ534uart2DÜl”default¢èbluetooth ti,wl1283-st ¬é¹-ÆÀserial@49020000ti,omap3-uartœI€J556:txrxuart3DÜli2c@48070000 ti,omap3-i2cœH€85:txrx+i2c1”default¢êD'¬@twl@48œH  ë§fck ti,twl4030?.”default¢ìíaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci ÃîÑï Ývacî0Ôú–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1¹-ÆÀÑ-ÆÀû÷regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4¹w@Ñw@ûôregulator-vdd1ti,twl4030-vdd1¹ 'ÀÑ ûregulator-vdacti,twl4030-vdac¹w@Ñw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1¹:�Ñ0°ûregulator-vmmc2ti,twl4030-vmmc2¹:�Ñ0°û/regulator-vusb1v5ti,twl4030-vusb1v5ûðregulator-vusb1v8ti,twl4030-vusb1v8ûñregulator-vusb3v1ti,twl4030-vusb3v1ûîregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2¹w@Ñw@ûregulator-vsimti,twl4030-vsim¹w@Ñ-ÆÀgpioti,twl4030-gpiodt?.û#twl4030-usbti,twl4030-usb %ð3ñAîOXûpwmti,twl4030-pwmcpwmledti,twl4030-pwmledcpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadn~ ‘disabledmadcti,twl4030-madc˜ûïpower4ti,twl4030-power-idle-osc-offti,twl4030-power-idleªi2c@48072000 ti,omap3-i2cœH €95:txrx+i2c2”default¢òD€mt9p031@48aptina,mt9p031œH óºôÅôÐôportendpointÞn6ô]J€ õûi2c@48060000 ti,omap3-i2cœH€=5:txrx+i2c3”default¢öD€at24@50 atmel,24c64œPtsc2004@48 ti,tsc2004œH#÷”default¢ø €ù.ATn�”­½@mailbox@48094000ti,omap3-mailboxmailboxœH @Øäödsp  spi@48098000ti,omap2-mcspiœH €A+mcspi1@5#$%&'()* :tx0rx0tx1rx1tx2rx2tx3rx3”default¢úat25@0 atmel,at25œ,LK@>GP@T€Yspi@4809a000ti,omap2-mcspiœH  B+mcspi2 5+,-.:tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiœH €[+mcspi3 5:tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiœH  0+mcspi45FG:tx0rx01w@480b2000 ti,omap3-1wœH :hdq1w”default¢ûmmc@4809c000ti,omap3-hsmmcœH ÀSmmc1g5=>:txrxtü€Sç”default¢ýþ �ÿŠ– mmc@480b4000ti,omap3-hsmmcœH @Vmmc25/0:txrxmmc@480ad000ti,omap3-hsmmcœH Ð^mmc35MN:txrx€^ç6¢”defaultг– +wlcore@2 ti,wl1283œ ùÁŒº€ÕŒº€mmu@480bd400êti,omap2-iommuœH Ô€mmu_isp÷ûmmu@5d000000êti,omap2-iommuœ]€mmu_iva ‘disabledwdt@48314000 ti,omap3-wdtœH1@€ wd_timer2mcbsp@48074000ti,omap3-mcbspœH@ÿmpu ;< commontxrx€mcbsp15 :txrx §fck ‘disabledtarget-module@480a0000ti,sysc-omap2ti,syscœH <H @H Drevsyscsyss ( §ick+ H rng@0 ti,omap2-rngœ 4mcbsp@49022000ti,omap3-mcbspœI ÿI€ÿ mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone5!":txrx §§fckick‘okay”default¢û'mcbsp@49024000ti,omap3-mcbspœI@ÿI ÿ mpusidetoneYZcommontxrxsidetone€mcbsp3mcbsp3_sidetone5:txrx ¨§fckick ‘disabledmcbsp@49026000ti,omap3-mcbspœI`ÿmpu 67 commontxrx€mcbsp45:txrx  §fck& ‘disabledmcbsp@48096000ti,omap3-mcbspœH `ÿmpu QR commontxrx€mcbsp55:txrx  §fck ‘disabledsham@480c3000ti,omap3-shamshamœH 0d15E:rxtarget-module@48318000ti,sysc-omap2-timerti,syscœH1€H1€H1€revsyscsyss ' (  ²§fckick+ H1€7Ktimer@0ti,omap3430-timerœ€  §fck%Ve uDtarget-module@49032000ti,sysc-omap2-timerti,syscœI I I revsyscsyss ' (  ¦§fckick+ I timer@0ti,omap3430-timerœ&timer@49034000ti,omap3430-timerœI@'timer3timer@49036000ti,omap3430-timerœI`(timer4timer@49038000ti,omap3430-timerœI€)timer5Œtimer@4903a000ti,omap3430-timerœI *timer6Œtimer@4903c000ti,omap3430-timerœIÀ+timer7Œtimer@4903e000ti,omap3430-timerœIà,timer8™Œtimer@49040000ti,omap3430-timerœI-timer9™timer@48086000ti,omap3430-timerœH`.timer10™û)timer@48088000ti,omap3430-timerœH€/timer11™target-module@48304000ti,sysc-omap2-timerti,syscœH0@H0@H0@revsyscsyss ' (  ±§fckick+ H0@timer@0ti,omap3430-timerœ_V¦usbhstll@48062000 ti,usbhs-tllœH N usb_tll_hsusbhshost@48064000ti,usbhs-hostœH@ usb_host_hs+ ‘disabledohci@48064400ti,ohci-omap3œHDL¶ehci@48064800 ti,ehci-omapœHHMgpmc@6e000000ti,omap3430-gpmcgpmcœnÐ5:rxtxÎÚ+?.dt 0,ûnand@0,0ti,omap2-nand œ ìmicron,mt29f4g16abbda3wû bch8 #4B,T,fu"ˆ,›(ª6¹@ÈRÙRê(ü +ethernet@gpmcsmsc,lan9221smsc,lan9115 & 14B*T$fu ˆ  Cª* Q›$È<Ù6¹$ _ y �üê* ª Ä Þ î ü ”default¢ ù œÿusb_otg_hs@480ab000ti,omap3-musbœH °\]mcdma usb_otg_hs  * 2 ”default¢ ; J R Wusb2-phyS a2dss@48050000 ti,omap3-dssœH‘okay dss_core ·§fck+ g w”default¢dispc@48050400ti,omap3-dispcœH dss_dispc ·§fckencoder@4804fc00 ti,omap3-dsiœHüHþ@Hÿ protophypll ‘disabled dss_dsi1 ·¶ §fcksys_clk+encoder@48050800ti,omap3-rfbiœH ‘disabled dss_rfbi ·¸§fckickencoder@48050c00ti,omap3-vencœH  ‘disabled dss_venc ´µ§fcktv_dac_clkportendpoint  ‰û,ssi-controller@48058000 ti,omap3-ssissi‘okayœH€H�sysgddGgdd_mpu+  u §ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portœH H¨txrxCDssi-port@4805b000ti,omap3-ssi-portœH°H¸txrxEFserial@49042000ti,omap3-uartœI P5QR:txrxuart4DÜlregulator-abb-mpu ti,abb-v1 ªabb_mpu_iva+œH0rðH0hbase-addressint-address ” " ­ ¾` ÎsO€7Èûûpinmux@480025a0 ti,omap3-padconfpinctrl-singleœH% \+.?Trÿpinmux_mmc3_core2_pins�8:ûisp@480bc000 ti,omap3-ispœH ÀüH Ø Ú£ð áé”default¢ûóports+port@0œendpoint – í ú ûõbandgap@48002524œH%$ti,omap36xx-bandgap ûtarget-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreœH °8sysc   §fck+ H °smartreflex@0ti,omap3-smartreflex-coreœtarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaœH �8sysc   §fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaœtarget-module@50000000ti,sysc-omap4ti,syscœPþPþ revsysc   ã§fckick+ Popp-tableoperating-points-v2-ti-cpu£ûopp50-300000000 )ᣠ0ssssss >ÿÿÿÿ Oopp100-600000000 )#ÃF 0O€O€O€O€O€O€ >ÿÿÿÿopp130-800000000 )/¯ 07È7È7È7È7È7È >ÿÿÿÿopp1g-1000000000 );šÊ 0ûûûûûû >ÿÿÿÿ [opp_supplyti,omap-opp-supply fûthermal-zonescpu_thermal �ú —è ¥N  ²tripscpu_alert Â8€ ÎЗpassiveû cpu_crit Â_� ÎÐ —criticalcooling-mapsmap0 Ù  Þ!ÿÿÿÿÿÿÿÿmemory@80000000�memoryœ€leds gpio-leds”default¢"user0 íuser0 ³# ónoneled1 íled1 ³é ócpu0led2 íled2 ³é ónoneoscillatoré fixed-clockDŒº€ûëregulator-vddvarioregulator-fixed ªvddvarioûregulator-vdd33aregulator-fixedªvdd33aûgpio_keys gpio-keys”default¢$%sysboot2 ísysboot2 ³&  sysboot5 ísysboot5 ³&  gpio1 ígpio1 ³é  gpio2 ígpio2 ³é  soundti,omap-twl4030 "omap3logic +'pwm-10ti,omap-dmtimer-pwm”default¢( 4)c >û.displaynewhaven,nhd-4.3-480272ef-atxl í15”default¢* N+ ¬ùportendpoint ,ûbacklightpwm-backlight”default¢- X.LK@, ] (2<FPZd o ¬ùû+wl12xx_vmmcregulator-fixedªvwl1271¹w@Ñw@ ˆù �p ž ±/û compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0enable-gpiosmax-speedbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellsti,use_poweroffvaa-supplyvdd-supplyvdd_io-supplyinput-clock-frequencypixel-clock-frequencyremote-endpointreadonlyvio-supplytouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressureti,x-plate-ohmsti,esd-recovery-timeout-ms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphaspi-cpolpagesizeaddress-widthti,dual-voltpbias-supplycd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequencytcxo-clock-frequency#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowervdds_dsi-supplyvdda_video-supplydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typehsync-activevsync-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modeti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelabellinux,default-triggerlinux,codewakeup-sourceti,modelti,mcbspti,timersti,clock-sourcebacklightpwmsbrightness-levelsdefault-brightness-levelgpiostartup-delay-usenable-active-highvin-supply