Ð þíS ëðport0ú�okaysata-phy@a2000marvell,mvebu-sata-phyl 4S sata�ok�audio-controller@b0000marvell,dove-audiol "µS  internal �disabledaudio-controller@b4000marvell,dove-audiol @"µS  internal �disabledpower-management@d0000marvell,dove-pmusimple-busl € €€$ €€ €€µ!l�domainsvpu-domain';Pegpu-domain';Pe�!thermal-diode@1cmarvell,dove-thermall \clock-gating-ctrl@38marvell,dove-gating-clockl8S l� core-clock@64marvell,dove-divider-clockldl� pin-ctrl@200marvell,dove-pinctrll@S pmx-gpio-0ympp0†gpiopmx-gpio-1ympp1†gpiopmx-gpio-2ympp2†gpiopmx-gpio-3ympp3†gpiopmx-gpio-4ympp4†gpiopmx-gpio-5ympp5†gpiopmx-gpio-6ympp6†gpiopmx-gpio-7ympp7†gpiopmx-gpio-8ympp8†gpiopmx-gpio-9ympp9†gpiopmx-pcie1-clkreqympp9†pex1� pmx-gpio-10ympp10†gpiopmx-gpio-11ympp11†gpiopmx-pcie0-clkreqympp11†pex0� pmx-gpio-12ympp12†gpiopmx-gpio-13ympp13†gpio�pmx-audio1-extclkympp13†audio1pmx-gpio-14ympp14†gpiopmx-gpio-15ympp15†gpiopmx-gpio-16ympp16†gpiopmx-gpio-17ympp17†gpiopmx-gpio-18ympp18†gpiopmx-gpio-19ympp19†gpiopmx-gpio-20ympp20†gpiopmx-gpio-21ympp21†gpiopmx-camera ympp_camera†camerapmx-camera-gpio ympp_camera†gpiopmx-sdio0 ympp_sdio0†sdio0�pmx-sdio0-gpio ympp_sdio0†gpiopmx-sdio1 ympp_sdio1†sdio1�pmx-sdio1-gpio ympp_sdio1†gpiopmx-audio1-gpio ympp_audio1†gpiopmx-audio1-i2s1-spdifo ympp_audio1 †i2s1/spdifopmx-spi0 ympp_spi0†spi0�pmx-spi0-gpio ympp_spi0†gpiopmx-spi1-4-7ympp4mpp5mpp6mpp7†spi1pmx-spi1-20-23ympp20mpp21mpp22mpp23†spi1�pmx-uart1 ympp_uart1†uart1�pmx-uart1-gpio ympp_uart1†gpiopmx-nand ympp_nand†nandpmx-nand-gpo ympp_nand†gpo�"pmx-i2c1 ympp17mpp19†twsi�pmx-i2c2 ympp_audio1†twsipmx-ssp-i2c2 ympp_audio1 †ssp/twsipmx-i2cmux-0ytwsi †twsi-opt1�pmx-i2cmux-1ytwsi †twsi-opt2�pmx-i2cmux-2ytwsi †twsi-opt3�pmx-uart2 ympp14mpp15†uart2�core-clocks@214marvell,dove-core-clockll� gpio-ctrl@400marvell,orion-gpioê—l § l,µ <�gpio-ctrl@420marvell,orion-gpioê—l § l,µ=real-time-clock@8500marvell,orion-rtcl… µglobal-config@e802c"marvell,dove-global-configsysconl€,gpio-ctrl@e8400marvell,orion-gpioê—l„ §�lcd-controller@810000marvell,dove-lcdl�µ. �disabledlcd-controller@820000marvell,dove-lcdl‚µ/ �disabledsram@ffffe000 mmio-sramlÿÿàS �gpu@840000S core vivante,gcµ0®!l„@ �disabled�memoryOmemoryl leds gpio-leds½"¯defaultsystem¼cm-a510:system:green ¤Âkeepregulators simple-busregulator@1regulator-fixed ÐWiFi Powerß2Z ÷2Z  å�regulator@2regulator-fixed ÐUSB PowerßLK@÷LK@ å�regulator@3regulator-fixed ÐMMC Powerß2Z ÷2Z  å �chosen!/mbus/internal-regs/serial@12000 #address-cells#size-cellscompatiblemodelinterrupt-parentgpio0gpio1gpio2device_typenext-level-cacheregmarvell,tauros2-cache-featuresphandlecoresstatusi2c-parentpinctrl-namespinctrl-0pinctrl-1pinctrl-2powerdown-gpio#gpio-cellscontrollerpcie-mem-aperturepcie-io-aperturerangesmsi-parentbus-rangeassigned-addressesclocksmarvell,pcie-port#interrupt-cellsinterrupt-map-maskinterrupt-mapreset-gpioscell-indexinterruptsspi-max-frequencyclock-frequencyreg-shiftinterrupts-extendedinterrupt-controllermarvell,#interruptsreg-namesmarvell,crypto-sramsmarvell,crypto-sram-sizevbus-supplydmacap,memcpydmacap,xornon-removablevmmc-supplyreset-gpiomarvell,tx-checksum-limitlocal-mac-addressphy-handlewp-gpiosphysphy-namesnr-portsclock-names#phy-cells#reset-cells#power-domain-cellsmarvell,pmu_pwr_maskmarvell,pmu_iso_maskresets#clock-cellsmarvell,pinsmarvell,functiongpio-controllerngpiospower-domainslabeldefault-stateregulator-nameregulator-min-microvoltregulator-max-microvoltstdout-path