Ð þíÏÙ8É`(yÉ((ti,am3517-craneboardti,am3517ti,omap3 +#7TI AM3517 CraneBoard (TMDSEVM3517)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@4809e000{/ocp@68000000/can@5c050000cpus+cpu@0arm,cortex-a8cpu‹�–cpu¢“à°pmu@54000000arm,cortex-a8-pmu‹T€ÄÏdebugsssocti,omap-inframpu ti,omap3-mpuÏmpuiva ti,iva2.2Ïiva Ùdisableddsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus‹hÄ +àÏl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ àHscm@2000ti,omap3-scmsimple-bus‹ + à pinmux@30 ti,omap3-padconfpinctrl-single‹08+çö:ÿpinmux_tps_pinsW°kÎscm_conf@270sysconsimple-bus‹p0+ àp0kpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap‹°spbias_mmc_omap2430zpbias_mmc_omap2430‰w@¡-ÆÀkÐclocks+mcbsp5_mux_fck@68¹ti,composite-mux-clock�Æ‹hkmcbsp5_fck¹ti,composite-clock�kÖmcbsp1_mux_fck@4¹ti,composite-mux-clock�Æ‹k mcbsp1_fck¹ti,composite-clock� kÒmcbsp2_mux_fck@4¹ti,composite-mux-clock� Æ‹k mcbsp2_fck¹ti,composite-clock� kÓmcbsp3_mux_fck@68¹ti,composite-mux-clock� ‹hkmcbsp3_fck¹ti,composite-clock�kÔmcbsp4_mux_fck@68¹ti,composite-mux-clock� Æ‹hkmcbsp4_fck¹ti,composite-clock�kÕemac_ick@32c¹ti,am35xx-gate-clock�‹,Ækxemac_fck@32c¹ti,gate-clock�‹,Æ kÚvpfe_ick@32c¹ti,am35xx-gate-clock�‹,Ækyvpfe_fck@32c¹ti,gate-clock�‹,Æ hsotgusb_ick_am35xx@32c¹ti,am35xx-gate-clock�‹,Ækzhsotgusb_fck_am35xx@32c¹ti,gate-clock�‹,Æk{hecc_ck@32c¹ti,am35xx-gate-clock�‹,Æk|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single‹ \+çö:ÿprm@48306000 ti,omap3-prm‹H0`@Ä clocks+virt_16_8m_ck¹ fixed-clockÓYkosc_sys_ck@d40¹ ti,mux-clock�‹ @ksys_ck@1270¹ti,divider-clock�Æã‹pîksys_clkout1@d70¹ti,gate-clock�‹ pÆdpll3_x2_ck¹fixed-factor-clock�dpll3_m2x2_ck¹fixed-factor-clock�k dpll4_x2_ck¹fixed-factor-clock�corex2_fck¹fixed-factor-clock� k!wkup_l4_ick¹fixed-factor-clock�kPcorex2_d3_fck¹fixed-factor-clock�!kqcorex2_d5_fck¹fixed-factor-clock�!krclockdomainscm@48004000 ti,omap3-cm‹H@@clocks+dummy_apb_pclk¹ fixed-clockÓomap_32k_fck¹ fixed-clockÓ€kBvirt_12m_ck¹ fixed-clockÓ·kvirt_13m_ck¹ fixed-clockÓÆ]@kvirt_19200000_ck¹ fixed-clockÓ$økvirt_26000000_ck¹ fixed-clockÓŒº€kvirt_38_4m_ck¹ fixed-clockÓIðkdpll4_ck@d00¹ti,omap3-dpll-per-clock�‹ D 0kdpll4_m2_ck@d48¹ti,divider-clock�ã?‹ Hîk"dpll4_m2x2_mul_ck¹fixed-factor-clock�"k#dpll4_m2x2_ck@d00¹ti,gate-clock�#Æ‹ k$omap_96m_alwon_fck¹fixed-factor-clock�$k+dpll3_ck@d00¹ti,omap3-dpll-core-clock�‹ @ 0kdpll3_m3_ck@1140¹ti,divider-clock�Æã‹@îk%dpll3_m3x2_mul_ck¹fixed-factor-clock�%k&dpll3_m3x2_ck@d00¹ti,gate-clock�&Æ ‹ k'emu_core_alwon_ck¹fixed-factor-clock�'kdsys_altclk¹ fixed-clockÓk0mcbsp_clks¹ fixed-clockÓkdpll3_m2_ck@d40¹ti,divider-clock�Æã‹ @îkcore_ck¹fixed-factor-clock�k(dpll1_fck@940¹ti,divider-clock�(Æã‹ @îk)dpll1_ck@904¹ti,omap3-dpll-clock�)‹  $ @ 4kdpll1_x2_ck¹fixed-factor-clock�k*dpll1_x2m2_ck@944¹ti,divider-clock�*ã‹ Dîk>cm_96m_fck¹fixed-factor-clock�+k,omap_96m_fck@d40¹ ti,mux-clock�,Æ‹ @kGdpll4_m3_ck@e40¹ti,divider-clock�Æã ‹@îk-dpll4_m3x2_mul_ck¹fixed-factor-clock�-k.dpll4_m3x2_ck@d00¹ti,gate-clock�.Æ‹ k/omap_54m_fck@d40¹ ti,mux-clock�/0Æ‹ @k:cm_96m_d2_fck¹fixed-factor-clock�,k1omap_48m_fck@d40¹ ti,mux-clock�10Æ‹ @k2omap_12m_fck¹fixed-factor-clock�2kIdpll4_m4_ck@e40¹ti,divider-clock�ã‹@îk3dpll4_m4x2_mul_ck¹ti,fixed-factor-clock�30>Kk4dpll4_m4x2_ck@d00¹ti,gate-clock�4Æ‹ Kkvdpll4_m5_ck@f40¹ti,divider-clock�ã?‹@îk5dpll4_m5x2_mul_ck¹ti,fixed-factor-clock�50>Kk6dpll4_m5x2_ck@d00¹ti,gate-clock�6Æ‹ Kdpll4_m6_ck@1140¹ti,divider-clock�Æã?‹@îk7dpll4_m6x2_mul_ck¹fixed-factor-clock�7k8dpll4_m6x2_ck@d00¹ti,gate-clock�8Æ‹ k9emu_per_alwon_ck¹fixed-factor-clock�9keclkout2_src_gate_ck@d70¹ ti,composite-no-wait-gate-clock�(Æ‹ pk;clkout2_src_mux_ck@d70¹ti,composite-mux-clock�(,:‹ pk<clkout2_src_ck¹ti,composite-clock�;<k=sys_clkout2@d70¹ti,divider-clock�=Æã@‹ p^mpu_ck¹fixed-factor-clock�>k?arm_fck@924¹ti,divider-clock�?‹ $ãemu_mpu_alwon_ck¹fixed-factor-clock�?kfl3_ick@a40¹ti,divider-clock�(ã‹ @îk@l4_ick@a40¹ti,divider-clock�@Æã‹ @îkArm_ick@c40¹ti,divider-clock�AÆã‹ @îgpt10_gate_fck@a00¹ti,composite-gate-clock�Æ ‹ kCgpt10_mux_fck@a40¹ti,composite-mux-clock�BÆ‹ @kDgpt10_fck¹ti,composite-clock�CDgpt11_gate_fck@a00¹ti,composite-gate-clock�Æ ‹ kEgpt11_mux_fck@a40¹ti,composite-mux-clock�BÆ‹ @kFgpt11_fck¹ti,composite-clock�EFcore_96m_fck¹fixed-factor-clock�Gkmmchs2_fck@a00¹ti,wait-gate-clock�‹ Æk¤mmchs1_fck@a00¹ti,wait-gate-clock�‹ Æk¥i2c3_fck@a00¹ti,wait-gate-clock�‹ Æk¦i2c2_fck@a00¹ti,wait-gate-clock�‹ Æk§i2c1_fck@a00¹ti,wait-gate-clock�‹ Æk¨mcbsp5_gate_fck@a00¹ti,composite-gate-clock�Æ ‹ kmcbsp1_gate_fck@a00¹ti,composite-gate-clock�Æ ‹ k core_48m_fck¹fixed-factor-clock�2kHmcspi4_fck@a00¹ti,wait-gate-clock�H‹ Æk©mcspi3_fck@a00¹ti,wait-gate-clock�H‹ Ækªmcspi2_fck@a00¹ti,wait-gate-clock�H‹ Æk«mcspi1_fck@a00¹ti,wait-gate-clock�H‹ Æk¬uart2_fck@a00¹ti,wait-gate-clock�H‹ Æk­uart1_fck@a00¹ti,wait-gate-clock�H‹ Æ k®core_12m_fck¹fixed-factor-clock�IkJhdq_fck@a00¹ti,wait-gate-clock�J‹ Æk¯core_l3_ick¹fixed-factor-clock�@kKsdrc_ick@a10¹ti,wait-gate-clock�K‹ Ækwgpmc_fck¹fixed-factor-clock�Kcore_l4_ick¹fixed-factor-clock�AkLmmchs2_ick@a10¹ti,omap3-interface-clock�L‹ Æk°mmchs1_ick@a10¹ti,omap3-interface-clock�L‹ Æk±hdq_ick@a10¹ti,omap3-interface-clock�L‹ Æk²mcspi4_ick@a10¹ti,omap3-interface-clock�L‹ Æk³mcspi3_ick@a10¹ti,omap3-interface-clock�L‹ Æk´mcspi2_ick@a10¹ti,omap3-interface-clock�L‹ Ækµmcspi1_ick@a10¹ti,omap3-interface-clock�L‹ Æk¶i2c3_ick@a10¹ti,omap3-interface-clock�L‹ Æk·i2c2_ick@a10¹ti,omap3-interface-clock�L‹ Æk¸i2c1_ick@a10¹ti,omap3-interface-clock�L‹ Æk¹uart2_ick@a10¹ti,omap3-interface-clock�L‹ Ækºuart1_ick@a10¹ti,omap3-interface-clock�L‹ Æ k»gpt11_ick@a10¹ti,omap3-interface-clock�L‹ Æ k¼gpt10_ick@a10¹ti,omap3-interface-clock�L‹ Æ k½mcbsp5_ick@a10¹ti,omap3-interface-clock�L‹ Æ k¾mcbsp1_ick@a10¹ti,omap3-interface-clock�L‹ Æ k¿omapctrl_ick@a10¹ti,omap3-interface-clock�L‹ ÆkÀdss_tv_fck@e00¹ti,gate-clock�:‹ÆkŸdss_96m_fck@e00¹ti,gate-clock�G‹Æk dss2_alwon_fck@e00¹ti,gate-clock�‹Æk¡dummy_ck¹ fixed-clockÓgpt1_gate_fck@c00¹ti,composite-gate-clock�Æ‹ kMgpt1_mux_fck@c40¹ti,composite-mux-clock�B‹ @kNgpt1_fck¹ti,composite-clock�MNk×aes2_ick@a10¹ti,omap3-interface-clock�LÆ‹ kÁwkup_32k_fck¹fixed-factor-clock�BkOgpio1_dbck@c00¹ti,gate-clock�O‹ Æk—sha12_ick@a10¹ti,omap3-interface-clock�L‹ ÆkÂwdt2_fck@c00¹ti,wait-gate-clock�O‹ Æk˜wdt2_ick@c10¹ti,omap3-interface-clock�P‹ Æk™wdt1_ick@c10¹ti,omap3-interface-clock�P‹ Ækšgpio1_ick@c10¹ti,omap3-interface-clock�P‹ Æk›omap_32ksync_ick@c10¹ti,omap3-interface-clock�P‹ Ækœgpt12_ick@c10¹ti,omap3-interface-clock�P‹ Æk�gpt1_ick@c10¹ti,omap3-interface-clock�P‹ Ækžper_96m_fck¹fixed-factor-clock�+k per_48m_fck¹fixed-factor-clock�2kQuart3_fck@1000¹ti,wait-gate-clock�Q‹Æ k}gpt2_gate_fck@1000¹ti,composite-gate-clock�Æ‹kRgpt2_mux_fck@1040¹ti,composite-mux-clock�B‹@kSgpt2_fck¹ti,composite-clock�RSkØgpt3_gate_fck@1000¹ti,composite-gate-clock�Æ‹kTgpt3_mux_fck@1040¹ti,composite-mux-clock�BÆ‹@kUgpt3_fck¹ti,composite-clock�TUgpt4_gate_fck@1000¹ti,composite-gate-clock�Æ‹kVgpt4_mux_fck@1040¹ti,composite-mux-clock�BÆ‹@kWgpt4_fck¹ti,composite-clock�VWgpt5_gate_fck@1000¹ti,composite-gate-clock�Æ‹kXgpt5_mux_fck@1040¹ti,composite-mux-clock�BÆ‹@kYgpt5_fck¹ti,composite-clock�XYgpt6_gate_fck@1000¹ti,composite-gate-clock�Æ‹kZgpt6_mux_fck@1040¹ti,composite-mux-clock�BÆ‹@k[gpt6_fck¹ti,composite-clock�Z[gpt7_gate_fck@1000¹ti,composite-gate-clock�Æ‹k\gpt7_mux_fck@1040¹ti,composite-mux-clock�BÆ‹@k]gpt7_fck¹ti,composite-clock�\]gpt8_gate_fck@1000¹ti,composite-gate-clock�Æ ‹k^gpt8_mux_fck@1040¹ti,composite-mux-clock�BÆ‹@k_gpt8_fck¹ti,composite-clock�^_gpt9_gate_fck@1000¹ti,composite-gate-clock�Æ ‹k`gpt9_mux_fck@1040¹ti,composite-mux-clock�BÆ‹@kagpt9_fck¹ti,composite-clock�`aper_32k_alwon_fck¹fixed-factor-clock�Bkbgpio6_dbck@1000¹ti,gate-clock�b‹Æk~gpio5_dbck@1000¹ti,gate-clock�b‹Ækgpio4_dbck@1000¹ti,gate-clock�b‹Æk€gpio3_dbck@1000¹ti,gate-clock�b‹Æk�gpio2_dbck@1000¹ti,gate-clock�b‹Æ k‚wdt3_fck@1000¹ti,wait-gate-clock�b‹Æ kƒper_l4_ick¹fixed-factor-clock�Akcgpio6_ick@1010¹ti,omap3-interface-clock�c‹Æk„gpio5_ick@1010¹ti,omap3-interface-clock�c‹Æk…gpio4_ick@1010¹ti,omap3-interface-clock�c‹Æk†gpio3_ick@1010¹ti,omap3-interface-clock�c‹Æk‡gpio2_ick@1010¹ti,omap3-interface-clock�c‹Æ kˆwdt3_ick@1010¹ti,omap3-interface-clock�c‹Æ k‰uart3_ick@1010¹ti,omap3-interface-clock�c‹Æ kŠuart4_ick@1010¹ti,omap3-interface-clock�c‹Æk‹gpt9_ick@1010¹ti,omap3-interface-clock�c‹Æ kŒgpt8_ick@1010¹ti,omap3-interface-clock�c‹Æ k�gpt7_ick@1010¹ti,omap3-interface-clock�c‹ÆkŽgpt6_ick@1010¹ti,omap3-interface-clock�c‹Æk�gpt5_ick@1010¹ti,omap3-interface-clock�c‹Æk�gpt4_ick@1010¹ti,omap3-interface-clock�c‹Æk‘gpt3_ick@1010¹ti,omap3-interface-clock�c‹Æk’gpt2_ick@1010¹ti,omap3-interface-clock�c‹Æk“mcbsp2_ick@1010¹ti,omap3-interface-clock�c‹Æk”mcbsp3_ick@1010¹ti,omap3-interface-clock�c‹Æk•mcbsp4_ick@1010¹ti,omap3-interface-clock�c‹Æk–mcbsp2_gate_fck@1000¹ti,composite-gate-clock�Æ‹k mcbsp3_gate_fck@1000¹ti,composite-gate-clock�Æ‹kmcbsp4_gate_fck@1000¹ti,composite-gate-clock�Æ‹kemu_src_mux_ck@1140¹ ti,mux-clock�def‹@kgemu_src_ck¹ti,clkdm-gate-clock�gkhpclk_fck@1140¹ti,divider-clock�hÆã‹@îpclkx2_fck@1140¹ti,divider-clock�hÆã‹@îatclk_fck@1140¹ti,divider-clock�hÆã‹@îtraceclk_src_fck@1140¹ ti,mux-clock�defÆ‹@kitraceclk_fck@1140¹ti,divider-clock�iÆ ã‹@îsecure_32k_fck¹ fixed-clockÓ€kjgpt12_fck¹fixed-factor-clock�jkÙwdt1_fck¹fixed-factor-clock�jipss_ick@a10¹ti,am35xx-interface-clock�K‹ Ækrmii_ck¹ fixed-clockÓúð€kpclk_ck¹ fixed-clockÓ›üÀkuart4_ick_am35xx@a10¹ti,omap3-interface-clock�L‹ Æuart4_fck_am35xx@a00¹ti,wait-gate-clock�H‹ Ædpll5_ck@d04¹ti,omap3-dpll-clock�‹  $ L 4t†kkdpll5_m2_ck@d50¹ti,divider-clock�kã‹ Pîkusgx_gate_fck@b00¹ti,composite-gate-clock�(Æ‹ kscore_d3_ck¹fixed-factor-clock�(klcore_d4_ck¹fixed-factor-clock�(kmcore_d6_ck¹fixed-factor-clock�(knomap_192m_alwon_fck¹fixed-factor-clock�$kocore_d2_ck¹fixed-factor-clock�(kpsgx_mux_fck@b40¹ti,composite-mux-clock �lmn,opqr‹ @ktsgx_fck¹ti,composite-clock�stkÛsgx_ick@b10¹ti,wait-gate-clock�@‹ ÆkÉcpefuse_fck@a08¹ti,gate-clock�‹ ÆkÃts_fck@a08¹ti,gate-clock�B‹ ÆkÄusbtll_fck@a08¹ti,wait-gate-clock�u‹ ÆkÅusbtll_ick@a18¹ti,omap3-interface-clock�L‹ ÆkÆmmchs3_ick@a10¹ti,omap3-interface-clock�L‹ ÆkÇmmchs3_fck@a00¹ti,wait-gate-clock�‹ ÆkÈdss1_alwon_fck_3430es2@e00¹ti,dss-gate-clock�vÆ‹Kk¢dss_ick_3430es2@e10¹ti,omap3-dss-interface-clock�A‹Æk£usbhost_120m_fck@1400¹ti,gate-clock�u‹ÆkÊusbhost_48m_fck@1400¹ti,dss-gate-clock�2‹ÆkËusbhost_ick@1410¹ti,omap3-dss-interface-clock�A‹ÆkÌclockdomainscore_l3_clkdmti,clockdomain�wxyz{|dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh�}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–emu_clkdmti,clockdomain�hdpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain �—˜™š›œ�ždss_clkdmti,clockdomain�Ÿ ¡¢£core_l4_clkdmti,clockdomain”�¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈdpll5_clkdmti,clockdomain�ksgx_clkdmti,clockdomain�Éusbhost_clkdmti,clockdomain �ÊËÌtarget-module@48320000ti,sysc-omap2ti,sysc‹H2H2 Žrevsysc˜�Oœ–fckick+ àH2counter@0ti,omap-counter32k‹ interrupt-controller@48200000ti,omap3-intcö‹H ktarget-module@48056000ti,sysc-omap2ti,sysc‹H`H`,H`(Žrevsyscsyss¦# ³ ˜Á�K–ick+ àH`dma-controller@0ti,omap3430-sdmati,omap-sdma‹Ä ÎÙ æ`kÍgpio@48310000ti,omap3-gpio‹H1ÄÏgpio1óögpio@49050000ti,omap3-gpio‹IÄÏgpio2ögpio@49052000ti,omap3-gpio‹I ÄÏgpio3ögpio@49054000ti,omap3-gpio‹I@Ä Ïgpio4ögpio@49056000ti,omap3-gpio‹I`Ä!Ïgpio5ögpio@49058000ti,omap3-gpio‹I€Ä"Ïgpio6öserial@4806a000ti,omap3-uart‹H  !H5Í1Í2:txrxÏuart1ÓÜlserial@4806c000ti,omap3-uart‹HÀ!I5Í3Í4:txrxÏuart2ÓÜlserial@49020000ti,omap3-uart‹I!J5Í5Í6:txrxÏuart3ÓÜli2c@48070000 ti,omap3-i2c‹H€Ä85ÍÍ:txrx+Ïi2c1Ó'¬@tps@2d‹- ti,tps65910DdefaultRÎÄ \mÏyÏ…Ï‘Ï�ϩϵÏÁÏregulators+regulator@0‹Îvrtcãregulator@1‹Îvioãregulator@2‹Îvdd1 zvdd_core‰O€¡O€÷ãregulator@3‹Îvdd2zvdd_shv‰2Z ¡2Z ãkÑregulator@4‹Îvdd3regulator@5‹Îvdig1regulator@6‹Îvdig2regulator@7‹Îvpll‰w@¡w@ãregulator@8‹Îvdac‰w@¡w@ãregulator@9‹ Îvaux1‰w@¡w@ãregulator@10‹ Îvaux2‰w@¡w@ãregulator@11‹ Îvaux33regulator@12‹ Îvmmc‰2Z ¡2Z ãregulator@13‹ Îvbbi2c@48072000 ti,omap3-i2c‹H €Ä95ÍÍ:txrx+Ïi2c2Ó€ Ùdisabledi2c@48060000 ti,omap3-i2c‹H€Ä=5ÍÍ:txrx+Ïi2c3Ó€ Ùdisabledmailbox@48094000ti,omap3-mailboxÏmailbox‹H @Ä ' Ùdisableddsp 9 Dspi@48098000ti,omap2-mcspi‹H €ÄA+Ïmcspi1O@5Í#Í$Í%Í&Í'Í(Í)Í* :tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi‹H  ÄB+Ïmcspi2O 5Í+Í,Í-Í.:tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi‹H €Ä[+Ïmcspi3O 5ÍÍÍÍ:tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi‹H  Ä0+Ïmcspi4O5ÍFÍG:tx0rx01w@480b2000 ti,omap3-1w‹H Ä:Ïhdq1wmmc@4809c000ti,omap3-hsmmc‹H ÀÄSÏmmc1]5Í=Í>:txrxjÐwуmmc@480b4000ti,omap3-hsmmc‹H @ÄVÏmmc25Í/Í0:txrx Ùdisabledmmc@480ad000ti,omap3-hsmmc‹H ÐÄ^Ïmmc35ÍMÍN:txrx Ùdisabledmmu@480bd400�ti,omap2-iommu‹H Ô€ÄÏmmu_ispš Ùdisabledmmu@5d000000�ti,omap2-iommu‹]€ÄÏmmu_iva Ùdisabledwdt@48314000 ti,omap3-wdt‹H1@€ Ïwd_timer2mcbsp@48074000ti,omap3-mcbsp‹H@ÿŽmpu Ä;< ªcommontxrxº€Ïmcbsp15ÍÍ :txrx�Ò–fck Ùdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc‹H <H @H DŽrevsyscsyss¦˜Á–ick+ àH  Ùdisabledrng@0 ti,omap2-rng‹ Ä4mcbsp@49022000ti,omap3-mcbsp‹I ÿI€ÿ ŽmpusidetoneÄ>?ªcommontxrxsidetoneºÏmcbsp2mcbsp2_sidetone5Í!Í":txrx�Ó”–fckick Ùdisabledmcbsp@49024000ti,omap3-mcbsp‹I@ÿI ÿ ŽmpusidetoneÄYZªcommontxrxsidetoneº€Ïmcbsp3mcbsp3_sidetone5ÍÍ:txrx�Ô•–fckick Ùdisabledmcbsp@49026000ti,omap3-mcbsp‹I`ÿŽmpu Ä67 ªcommontxrxº€Ïmcbsp45ÍÍ:txrx�Õ–fckÉ Ùdisabledmcbsp@48096000ti,omap3-mcbsp‹H `ÿŽmpu ÄQR ªcommontxrxº€Ïmcbsp55ÍÍ:txrx�Ö–fck Ùdisabledsham@480c3000ti,omap3-shamÏsham‹H 0dÄ15ÍE:rxtarget-module@48318000ti,sysc-omap2-timerti,sysc‹H1€H1€H1€Žrevsyscsyss¦' ˜Á�מ–fckick+ àH1€Úîtimer@0ti,omap3430-timer‹€�×–fckÄ%ù×target-module@49032000ti,sysc-omap2-timerti,sysc‹I I I Žrevsyscsyss¦' ˜Á�Ø“–fckick+ àI Úîtimer@0ti,omap3430-timer‹Ä&Øtimer@49034000ti,omap3430-timer‹I@Ä'Ïtimer3timer@49036000ti,omap3430-timer‹I`Ä(Ïtimer4timer@49038000ti,omap3430-timer‹I€Ä)Ïtimer5/timer@4903a000ti,omap3430-timer‹I Ä*Ïtimer6/timer@4903c000ti,omap3430-timer‹IÀÄ+Ïtimer7/timer@4903e000ti,omap3430-timer‹IàÄ,Ïtimer8</timer@49040000ti,omap3430-timer‹IÄ-Ïtimer9<timer@48086000ti,omap3430-timer‹H`Ä.Ïtimer10<timer@48088000ti,omap3430-timer‹H€Ä/Ïtimer11<target-module@48304000ti,sysc-omap2-timerti,sysc‹H0@H0@H0@Žrevsyscsyss¦' ˜Á�Ù�–fckick+ àH0@timer@0ti,omap3430-timer‹Ä_ùIusbhstll@48062000 ti,usbhs-tll‹H ÄN Ïusb_tll_hsusbhshost@48064000ti,usbhs-host‹H@ Ïusb_host_hs+àohci@48064400ti,ohci-omap3‹HDÄLYehci@48064800 ti,ehci-omap‹HHÄMgpmc@6e000000ti,omap3430-gpmcÏgpmc‹nÐÄ5Í:rxtxq}+öusb_otg_hs@480ab000ti,omap3-musb‹H °Ä\]ªmcdma Ïusb_otg_hs�š¢  Ùdisableddss@48050000 ti,omap3-dss‹H Ùdisabled Ïdss_core�¢–fck+àdispc@48050400ti,omap3-dispc‹HÄ Ïdss_dispc�¢–fckencoder@4804fc00 ti,omap3-dsi‹HüHþ@Hÿ ŽprotophypllÄ Ùdisabled Ïdss_dsi1�¢¡ –fcksys_clk+encoder@48050800ti,omap3-rfbi‹H Ùdisabled Ïdss_rfbi�¢£–fckickencoder@48050c00ti,omap3-venc‹H  Ùdisabled Ïdss_venc�Ÿ–fckssi-controller@48058000 ti,omap3-ssiÏssi Ùdisabled‹H€H�ŽsysgddÄGªgdd_mpu+àssi-port@4805a000ti,omap3-ssi-port‹H H¨ŽtxrxÄCDssi-port@4805b000ti,omap3-ssi-port‹H°H¸ŽtxrxÄEFam35x_otg_hs@5c040000ti,omap3-musb Ïam35x_otg_hs Ùdisabled‹\ÄGªmcethernet@5c000000ti,am3517-emac Ïdavinci_emacÙokay‹\ÄCDEFs«Æå ,�x–ickmdio@5c030000ti,davinci_mdio Ïdavinci_mdioÙokay‹\>B@+�Ú–fckserial@4809e000ti,omap3-uartÏuart4 Ùdisabled‹H àÄT5Í7Í6:txrxÓÜlpinmux@480025d8 ti,omap3-padconfpinctrl-single‹H%Ø$+çö:ÿcan@5c050000ti,am3517-hecc Ùdisabled‹\€\0€\ Žhecchecc-rammbxÄ�|target-module@50000000ti,sysc-omap2ti,sysc‹PŽrev�ÛÉ–fckick+ àP@opp-tableoperating-points-v2-ti-cpuskopp50-300000000Gá£NO€\ÿÿÿÿÿÿÿÿmopp100-600000000G#ÃFNO€\ÿÿÿÿÿÿÿÿmemory@80000000memory‹€fixedregulatorregulator-fixedzvbat‰LK@¡LK@÷kÏ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3candevice_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsstatusranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockreg-namesti,sysc-sidleti,sysc-maskti,sysc-midleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namespinctrl-namespinctrl-0ti,en-ck32k-xtalvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-compatibleregulator-always-onregulator-boot-on#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-width#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsti,davinci-ctrl-reg-offsetti,davinci-ctrl-mod-reg-offsetti,davinci-ctrl-ram-offsetti,davinci-ctrl-ram-sizeti,davinci-rmii-enlocal-mac-addressbus_freqopp-hzopp-microvoltopp-supported-hwopp-suspend