Ð þíe8^P(Ë^rockchip,r88rockchip,rk3368 + 7Rockchip R88aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff660000Q/i2c@ff140000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/serial@ff180000m/serial@ff190000u/serial@ff690000}/serial@ff1b0000…/serial@ff1c0000�/spi@ff110000’/spi@ff120000—/spi@ff130000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcore2œcore3œ cpu@0 cpuarm,cortex-a53¬°psci¾Ícpu@1 cpuarm,cortex-a53¬°psci¾Ícpu@2 cpuarm,cortex-a53¬°psci¾Ícpu@3 cpuarm,cortex-a53¬°psci¾Í cpu@100 cpuarm,cortex-a53¬°psci¾Ícpu@101 cpuarm,cortex-a53¬°psci¾Ícpu@102 cpuarm,cortex-a53¬°psci¾Ícpu@103 cpuarm,cortex-a53¬°psci¾Íbus simple-bus+Õdma-controller@ff250000arm,pl330arm,primecell¬ÿ%@Üçò $ à +apb_pclkdma-controller@ff600000arm,pl330arm,primecell¬ÿ`@Üçò $  +apb_pclkÍ7arm-pmuarm,armv8-pmuv3`Üpqrstuvw 7 psci arm,psci-0.2·smctimerarm,armv8-timer0Ü ÿÿ ÿ ÿoscillator fixed-clockJn6Zxin24mmmmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¬ÿ @zðÑ€ $ È D r v+biuciuciu-driveciu-sampleˆ Ü “ €šreset ¦disabledmmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¬ÿ @zðÑ€ $ É E s w+biuciuciu-driveciu-sampleˆ Ü!“ �šreset¦okay­ E½ ÔÞïü +default 9 COmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¬ÿ@zðÑ€ $ Ë G u y+biuciuciu-driveciu-sampleˆ Ü#“ ƒšreset¦okayÔ\+default 9saradc@ff100000rockchip,saradc¬ÿ Ü$n$ I [+saradcapb_pclk“ W šsaradc-apb¦okay€spi@ff110000(rockchip,rk3368-spirockchip,rk3066-spi¬ÿ$ A R+spiclkapb_pclk Ü,+default9+ ¦disabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spi¬ÿ$ B S+spiclkapb_pclk Ü-+default9+ ¦disabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spi¬ÿ$ C T+spiclkapb_pclk Ü)+default9 !+ ¦disabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ Ü>++i2c$ N+default9" ¦disabledi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ Ü?++i2c$ O+default9# ¦disabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ Ü@++i2c$ P+default9$ ¦disabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ ÜA++i2c$ Q+default9% ¦disabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ M U+baudclkapb_pclk Ü7Œ– ¦disabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ N V+baudclkapb_pclk Ü8Œ– ¦disabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ P X+baudclkapb_pclk Ü:Œ– ¦disabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ Q Y+baudclkapb_pclk Ü;Œ– ¦disabledthermal-zonescpu£d¹ˆÇ&tripscpu_alert0×$øãЧpassiveÍ'cpu_alert1×8€ãЧpassiveÍ(cpu_crit×sãÐ §criticalcooling-mapsmap0î'0óÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1î(0óÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu£d¹ˆÇ&tripsgpu_alert0×8€ãЧpassiveÍ)gpu_crit×Á8ãÐ §criticalcooling-mapsmap0î)0óÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadc¬ÿ( Ü%$ H Z+tsadcapb_pclk“ Ÿ štsadc-apb+initdefaultsleep9*+ *,s¦okayCZÍ&ethernet@ff290000rockchip,rk3368-gmac¬ÿ) Üumacirq…,8$  f g c € Å ]M+stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac¦okay’-�rmii¦output ³. à Ù'B@+default9/î0÷usb@ff500000 generic-ehci¬ÿP Ü$ ¦okayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2¬ÿX Ü$ Á+otghost)€€@@ ¦okayi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿe$ L+i2c Ü<+default90+¦okaysyr827@40silergy,syr827¬@8Uvdd_cpud,€ ß4˜ã`°@ÅÙë1hym8563@51haoyu,hym8563¬QmJ€Zxin32kÍFi2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿf Ü=++i2c$ M+default92 ¦disabledpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿhö+default93$ _+pwm ¦disabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿhö+default94$ _+pwm ¦disabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿh ö$ _+pwm ¦disabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿh0ö+default95$ _+pwm ¦disabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿi$ O W+baudclkapb_pclk Ü9+default96Œ–¦okaymbox@ff6b0000rockchip,rk3368-mailbox¬ÿk0Ü’“”•$ E +pclk_mailbox ¦disabledsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfd¬ÿs€Í:io-domains&rockchip,rk3368-pmu-io-voltage-domain¦okay reboot-modesyscon-reboot-mode#*RBÃ6RBÃDRBà TRBÃclock-controller@ff760000rockchip,rk3368-cru¬ÿv…,m`Í syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfd¬ÿwÍ,io-domains"rockchip,rk3368-io-voltage-domain¦okaymzˆ˜watchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdt¬ÿ€$ p ÜO¦okaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timer¬ÿ�  ÜBspdif@ff880000rockchip,rk3368-spdif¬ÿˆ Ü6$ S Ð +mclkhclk¤7©tx+default98³ ¦disabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2s¬ÿ‰ Ü(+i2s_clki2s_hclk$ T Τ77©txrx³ ¦disabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2s¬ÿ‰€ Ü5+i2s_clki2s_hclk$ R Ϥ77©txrx+default99³ ¦disablediommu@ff900800rockchip,iommu¬ÿ� Üuiep_mmu$ Ê Ô +aclkifaceÄ ¦disablediommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P Üuisp_mmu$ Í Õ +aclkifaceÄÑ ¦disablediommu@ff930300rockchip,iommu¬ÿ“ Üuvop_mmu$ Æ Ñ +aclkifaceÄ ¦disablediommu@ff9a0440rockchip,iommu ¬ÿš@@ÿš€@ Ü  uhevc_mmu$ Ð Ü +aclkifaceÄ ¦disablediommu@ff9a0800rockchip,iommu¬ÿšÜ  uvepu_mmuvdpu_mmu$ Ð Ü +aclkifaceÄ ¦disabledefuse@ffb00000rockchip,rk3368-efuse¬ÿ° +$ q +pclk_efusecpu-leakage@17¬temp-adjust@1f¬interrupt-controller@ffb71000 arm,gic-400ì@¬ÿ·ÿ· ÿ·@ ÿ·`  Ü ÿÍpinctrlrockchip,rk3368-pinctrl…,:+Õgpio0@ff750000rockchip,gpio-bank¬ÿu$ @ ÜQ/ìÍCgpio1@ff780000rockchip,gpio-bank¬ÿx$ A ÜR/ìgpio2@ff790000rockchip,gpio-bank¬ÿy$ B ÜS/ìÍAgpio3@ff7a0000rockchip,gpio-bank¬ÿz$ C ÜT/ìÍ.pcfg-pull-up;Í=pcfg-pull-downHpcfg-pull-noneWÍ>pcfg-pull-none-12maWd Í?emmcemmc-clks;Íemmc-cmds<Íemmc-pwrs=emmc-bus1s=emmc-bus4@s====emmc-bus8€s<<<<<<<<Íemmc-resets>Í@gmacrgmii-pinsðs>>>? ? ??? ?>>>>>>rmii-pins s>>>? ? ?>>>>Í/i2c0i2c0-xfer s>>Í0i2c1i2c1-xfer s>>Í2i2c2i2c2-xfer s >>Í"i2c3i2c3-xfer s>>Í#i2c4i2c4-xfer s>>Í$i2c5i2c5-xfer s>>Í%i2si2s-8ch-bus�s > >>>>>>>>Í9pwm0pwm0-pins>Í3pwm1pwm1-pins>Í4pwm3pwm3-pins>Í5sdio0sdio0-bus1s=sdio0-bus4@s====Ísdio0-cmds=Í sdio0-clks>Í sdio0-cds=sdio0-wps=sdio0-pwrs=sdio0-bkpwrs=sdio0-ints=sdmmcsdmmc-clks >sdmmc-cmds =sdmmc-cds =sdmmc-bus1s=sdmmc-bus4@s====spdifspdif-txs>Í8spi0spi0-clks=Íspi0-cs0s=Íspi0-cs1s=spi0-txs=Íspi0-rxs=Íspi1spi1-clks=Íspi1-cs0s=Íspi1-cs1s=spi1-rxs=Íspi1-txs=Íspi2spi2-clks =Íspi2-cs0s =Í!spi2-rxs =Í spi2-txs =Ítsadcotp-pins>Í*otp-outs>Í+uart0uart0-xfer s=>uart0-ctss>uart0-rtss>uart1uart1-xfer s=>uart1-ctss>uart1-rtss>uart2uart2-xfer s=>Í6uart3uart3-xfer s=>uart3-ctss>uart3-rtss>uart4uart4-xfer s=>uart4-ctss>uart4-rtss>pcfg-pull-none-drv-8maWdÍ;pcfg-pull-up-drv-8ma;dÍ<irir-ints=ÍEkeyspwr-keys=ÍBledsstby-pwrens >led-ctls>ÍDsdiowifi-reg-ons>ÍHbt-rsts>ÍGusbhost-vbus-drvs>ÍIchosen�serial2:115200n8memory memory¬@emmc-pwrseqmmc-pwrseq-emmc9@+default �AÍgpio-keys gpio-keys+default9Bpower™ “C §GPIO Power­tgpio-leds gpio-ledsled-0 “.§r88:green:led+default9Dir-receivergpio-ir-receiver “.+default9Esdio-pwrseqmmc-pwrseq-simple$F +ext_clock+default9GH�..Í vcc18-regulatorregulator-fixedUvcc_18€w@˜w@ÅÙë1Ívcc-host-regulatorregulator-fixed¸ ¾C+default9I Uvcc_hostÅÙë1vcc-io-regulatorregulator-fixedUvcc_io€2Z ˜2Z ÅÙë1Ívcc-lan-regulatorregulator-fixedUvcc_lan€2Z ˜2Z ÅÙëÍ-vcc-sys-regulatorregulator-fixedUvcc_sys€LK@˜LK@ÅÙÍ1vccio-wl-regulatorregulator-fixed Uvccio_wl€2Z ˜2Z ÅÙëÍvdd-10-regulatorregulator-fixedUvdd_10€B@˜B@ÅÙë1 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2cpudevice_typeregenable-method#cooling-cellsphandlerangesinterrupts#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclocksclock-namesinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyfifo-depthresetsreset-namesstatusassigned-clocksassigned-clock-parentsbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-mmc-highspeed#io-channel-cellsvref-supplyreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-enable-ramp-delayregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supply#pwm-cells#mbox-cellspmu-supplyvop-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsaudio-supplygpio30-supplygpio1830-supplywifi-supplydmasdma-names#sound-dai-cells#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathreset-gpioswakeup-sourcelabellinux,codeenable-active-high