Ð þíbc8[Ø(‹[ .rockchip,px5-evbrockchip,px5rockchip,rk3368 +7Rockchip PX5 EVBaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff660000Q/i2c@ff140000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/serial@ff180000m/serial@ff190000u/serial@ff690000}/serial@ff1b0000…/serial@ff1c0000�/spi@ff110000’/spi@ff120000—/spi@ff130000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcore2œcore3œ cpu@0 cpuarm,cortex-a53¬°psci¾Ícpu@1 cpuarm,cortex-a53¬°psci¾Ícpu@2 cpuarm,cortex-a53¬°psci¾Ícpu@3 cpuarm,cortex-a53¬°psci¾Í cpu@100 cpuarm,cortex-a53¬°psci¾Ícpu@101 cpuarm,cortex-a53¬°psci¾Ícpu@102 cpuarm,cortex-a53¬°psci¾Ícpu@103 cpuarm,cortex-a53¬°psci¾Íbus simple-bus+Õdma-controller@ff250000arm,pl330arm,primecell¬ÿ%@Üçò $ à +apb_pclkdma-controller@ff600000arm,pl330arm,primecell¬ÿ`@Üçò $  +apb_pclkÍ9arm-pmuarm,armv8-pmuv3`Üpqrstuvw 7 psci arm,psci-0.2·smctimerarm,armv8-timer0Ü ÿÿ ÿ ÿoscillator fixed-clockJn6Zxin24mmmmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¬ÿ @zðÑ€ $ È D r v+biuciuciu-driveciu-sampleˆ Ü “ €šreset¦okay­·ÉÚÈìôdefault &ZDPmmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¬ÿ @zðÑ€ $ É E s w+biuciuciu-driveciu-sampleˆ Ü!“ �šreset ¦disabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¬ÿ@zðÑ€ $ Ë G u y+biuciuciu-driveciu-sampleˆ Ü#“ ƒšreset¦okay­·JðÑ€]ìlrdefault DPsaradc@ff100000rockchip,saradc¬ÿ Ü$€$ I [+saradcapb_pclk“ W šsaradc-apb ¦disabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spi¬ÿ$ A R+spiclkapb_pclk Ü,default+ ¦disabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spi¬ÿ$ B S+spiclkapb_pclk Ü-default+ ¦disabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spi¬ÿ$ C T+spiclkapb_pclk Ü)default !+ ¦disabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ Ü>++i2c$ Ndefault"¦okaytouchscreen@40silead,gsl1680¬@ #Ü ’#ž ±Äi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ Ü?++i2c$ Odefault$ ¦disabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ Ü@++i2c$ Pdefault% ¦disabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿ ÜA++i2c$ Qdefault& ¦disabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ M U+baudclkapb_pclk Ü7×á ¦disabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ N V+baudclkapb_pclk Ü8×á ¦disabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ P X+baudclkapb_pclk Ü:×á ¦disabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿJn6$ Q Y+baudclkapb_pclk Ü;×á¦okaythermal-zonescpuîdˆ'tripscpu_alert0"$ø.ЧpassiveÍ(cpu_alert1"8€.ЧpassiveÍ)cpu_crit"s.Ð §criticalcooling-mapsmap09(0>ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap19)0>ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpuîdˆ'tripsgpu_alert0"8€.ЧpassiveÍ*gpu_crit"Á8.Ð §criticalcooling-mapsmap09*0>ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadc¬ÿ( Ü%$ H Z+tsadcapb_pclk“ Ÿ štsadc-apbinitdefaultsleep+M,W+aws¦okayŽ¥Í'ethernet@ff290000rockchip,rk3368-gmac¬ÿ) ÜÀmacirqÐ-8$  f g c € Å ]M+stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac ¦disabledusb@ff500000 generic-ehci¬ÿP Ü$ ¦okayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2¬ÿX Ü$ Á+otgÝotgå÷€€@@ ¦okayi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿe$ L+i2c Ü<default.+¦okaypmic@1brockchip,rk808¬ /Üdefault0162B2N2Z2f2r2~Š2–2£2°Zxin32krk808-clkout2mregulatorsDCDC_REG1½Ñã ®`ûã`vdd_cpuDCDC_REG2½Ñã ®`ûã`vdd_logDCDC_REG3½Ñvcc_ddrDCDC_REG4½Ñã2Z û2Z vcc_ioÍLDO_REG1½Ñãw@ûw@ vcc18_flashÍLDO_REG2½Ñã2Z û2Z vcca_33LDO_REG3½ÑãB@ûB@vdd_10LDO_REG4ã2Z û2Z avdd_33LDO_REG5½Ñãw@û2Z  vccio_sdÍLDO_REG6½ÑãB@ûB@ vdd10_lcdLDO_REG7½Ñãw@ûw@vcc_18LDO_REG8½Ñãw@ûw@ vcc18_lcdSWITCH_REG1vcc_sdÍSWITCH_REG2½Ñ vcc33_lcdi2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2c¬ÿf Ü=++i2c$ Mdefault3¦okayaccelerometer@18 bosch,bma250¬ 4Üpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿh"default5$ _+pwm ¦disabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿh"default6$ _+pwm ¦disabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿh "$ _+pwm ¦disabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwm¬ÿh0"default7$ _+pwm ¦disabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uart¬ÿi$ O W+baudclkapb_pclk Ü9default8×á ¦disabledmbox@ff6b0000rockchip,rk3368-mailbox¬ÿk0Ü’“”•$ E +pclk_mailbox- ¦disabledsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfd¬ÿs€Í<io-domains&rockchip,rk3368-pmu-io-voltage-domain ¦disabledreboot-modesyscon-reboot-mode9@RBÃLRBÃZRBà jRBÃclock-controller@ff760000rockchip,rk3368-cru¬ÿvÐ-mvÍ syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfd¬ÿwÍ-io-domains"rockchip,rk3368-io-voltage-domain ¦disabledwatchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdt¬ÿ€$ p ÜO¦okaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timer¬ÿ�  ÜBspdif@ff880000rockchip,rk3368-spdif¬ÿˆ Ü6$ S Ð +mclkhclkƒ9ˆtxdefault:’ ¦disabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2s¬ÿ‰ Ü(+i2s_clki2s_hclk$ T ΃99ˆtxrx’ ¦disabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2s¬ÿ‰€ Ü5+i2s_clki2s_hclk$ R σ99ˆtxrxdefault;’ ¦disablediommu@ff900800rockchip,iommu¬ÿ� ÜÀiep_mmu$ Ê Ô +aclkiface£ ¦disablediommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P ÜÀisp_mmu$ Í Õ +aclkiface£° ¦disablediommu@ff930300rockchip,iommu¬ÿ“ ÜÀvop_mmu$ Æ Ñ +aclkiface£ ¦disablediommu@ff9a0440rockchip,iommu ¬ÿš@@ÿš€@ Ü  Àhevc_mmu$ Ð Ü +aclkiface£ ¦disablediommu@ff9a0800rockchip,iommu¬ÿšÜ  Àvepu_mmuvdpu_mmu$ Ð Ü +aclkiface£ ¦disabledefuse@ffb00000rockchip,rk3368-efuse¬ÿ° +$ q +pclk_efusecpu-leakage@17¬temp-adjust@1f¬interrupt-controller@ffb71000 arm,gic-400Ëà@¬ÿ·ÿ· ÿ·@ ÿ·`  Ü ÿÍpinctrlrockchip,rk3368-pinctrlÐ-ñ<+Õgpio0@ff750000rockchip,gpio-bank¬ÿu$ @ ÜQþËàÍ/gpio1@ff780000rockchip,gpio-bank¬ÿx$ A ÜRþËàgpio2@ff790000rockchip,gpio-bank¬ÿy$ B ÜSþËàÍ4gpio3@ff7a0000rockchip,gpio-bank¬ÿz$ C ÜTþËàÍ#pcfg-pull-upÍ>pcfg-pull-down'pcfg-pull-none6Í=pcfg-pull-none-12ma6C Í?emmcemmc-clkR=Íemmc-cmdR>Íemmc-pwrR>emmc-bus1R>emmc-bus4@R>>>>emmc-bus8€R>>>>>>>>Ígmacrgmii-pinsðR===? ? ??? ?======rmii-pins R===? ? ?====i2c0i2c0-xfer R==Í.i2c1i2c1-xfer R==Í3i2c2i2c2-xfer R ==Í"i2c3i2c3-xfer R==Í$i2c4i2c4-xfer R==Í%i2c5i2c5-xfer R==Í&i2si2s-8ch-bus�R = ========Í;pwm0pwm0-pinR=Í5pwm1pwm1-pinR=Í6pwm3pwm3-pinR=Í7sdio0sdio0-bus1R>sdio0-bus4@R>>>>sdio0-cmdR>sdio0-clkR=sdio0-cdR>sdio0-wpR>sdio0-pwrR>sdio0-bkpwrR>sdio0-intR>sdmmcsdmmc-clkR =Í sdmmc-cmdR >Í sdmmc-cdR >Ísdmmc-bus1R>sdmmc-bus4@R>>>>Í spdifspdif-txR=Í:spi0spi0-clkR>Íspi0-cs0R>Íspi0-cs1R>spi0-txR>Íspi0-rxR>Íspi1spi1-clkR>Íspi1-cs0R>Íspi1-cs1R>spi1-rxR>Íspi1-txR>Íspi2spi2-clkR >Íspi2-cs0R >Í!spi2-rxR >Í spi2-txR >Ítsadcotp-pinR=Í+otp-outR=Í,uart0uart0-xfer R>=uart0-ctsR=uart0-rtsR=uart1uart1-xfer R>=uart1-ctsR=uart1-rtsR=uart2uart2-xfer R>=Í8uart3uart3-xfer R>=uart3-ctsR=uart3-rtsR=uart4uart4-xfer R>=uart4-ctsR=uart4-rtsR=keyspwr-keyR=Í@pmicpmic-sleepR=Í1pmic-intR>Í0chosen`serial4:115200n8memory@0¬@ memorygpio-keys gpio-keysdefault@power ˜/ lGPIO Powerrt}vcc-sys-regulatorregulator-fixedvcc_sysãLK@ûLK@½ÑÍ2 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2cpudevice_typeregenable-method#cooling-cellsphandlerangesinterrupts#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclocksclock-namesinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyfifo-depthresetsreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delayno-sdiosd-uhs-sdr12sd-uhs-sdr25pinctrl-namespinctrl-0rockchip,default-sample-phasevmmc-supplyvqmmc-supplymmc-hs200-1_8vno-sdnon-removable#io-channel-cellspower-gpiostouchscreen-size-xtouchscreen-size-ysilead,max-fingersreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-name#pwm-cells#mbox-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsdmasdma-names#sound-dai-cells#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathlabellinux,codewakeup-source