Ð þíŒç8‚ø( ï‚Àpine64,rock64rockchip,rk3328 +7Pine64 Rock64aliases=/serial@ff110000E/serial@ff120000M/serial@ff130000U/i2c@ff150000Z/i2c@ff160000_/i2c@ff170000d/i2c@ff180000i/ethernet@ff540000s/ethernet@ff550000cpus+cpu@0}cpuarm,cortex-a53‰�”£³xÍpsciÛì cpu@1}cpuarm,cortex-a53‰�”£³xÍpsciÛì cpu@2}cpuarm,cortex-a53‰�”£³xÍpsciÛì cpu@3}cpuarm,cortex-a53‰�”£³xÍpsciÛì idle-statespscicpu-sleeparm,idle-state 1HxYúi„ l2-cache0cache opp_table0operating-points-v2z opp-408000000…Q–Œ~ðšœ@«opp-600000000…#ÃFŒ~ðšœ@opp-816000000…0£,ŒB@šœ@opp-1008000000…<ÜŒÈàšœ@opp-1200000000…G†ŒŒ±(šœ@opp-1296000000…M?dŒÖ šœ@bus simple-bus+·dmac@ff1f0000arm,pl330arm,primecell‰ÿ@¾É�† àapb_pclkì analog-soundsimple-audio-card÷i2s*Analog Adisabledsimple-audio-card,cpuHsimple-audio-card,codecHarm-pmuarm,cortex-a53-pmu0¾defgR display-subsystemrockchip,display-subsysteme hdmi-soundsimple-audio-card÷i2s€*HDMI Adisabledsimple-audio-card,cpuHsimple-audio-card,codecHpsciarm,psci-1.0arm,psci-0.2Ôsmctimerarm,armv8-timer0¾   xin24m fixed-clockkxn6ˆxin24m Gi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿ ¾�)7ài2s_clki2s_hclk›   txrxª Adisabled i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿ ¾�*8ài2s_clki2s_hclk› txrxªAokay port jendpoint»i2s"Æ Fi2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿ ¾�+9ài2s_clki2s_hclk› txrxª Adisabledspdif@ff030000rockchip,rk3328-spdif‰ÿ ¾�.: àmclkhclk›  txÖdefaultäªAokayport kendpointÆ lpdm@ff040000 rockchip,pdm‰ÿ�=Ràpdm_clkpdm_hclk› rxÖdefaultsleepäî Adisabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd‰ÿ ;io-domains"rockchip,rk3328-io-voltage-domainAokayø" 0>Lgrf-gpiorockchip,rk3328-grf-gpioYi Epower-controller!rockchip,rk3328-power-controlleru+ =power-domain@6‰power-domain@5‰power-domain@8‰��Freboot-modesyscon-reboot-mode‰È�RBÜRBêRBà ºRBÃserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿ ¾7�&Òàbaudclkapb_pclk› txrxÖdefault ä!"#ÆÓ Adisabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿ ¾8�'Óàbaudclkapb_pclk› txrxÖdefault ä$%&ÆÓ Adisabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿ ¾9�(Ôàbaudclkapb_pclk› txrxÖdefaultä'ÆÓAokayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ ¾$+�7Í ài2cpclkÖdefaultä( Adisabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ ¾%+�8Î ài2cpclkÖdefaultä)Aokaypmic@18rockchip,rk805‰ *¾kˆxin32krk805-clkout2YiÖdefaultä+Ýþ ,,$,0,<H, iregulatorsDCDC_REG1 Tvdd_logicc ß4{ “0Ô¨¼regulator-state-memÎæB@DCDC_REG2Tvdd_armc ß4{ “0Ô¨¼ regulator-state-memÎæ~ðDCDC_REG3Tvcc_ddr¨¼regulator-state-memÎDCDC_REG4Tvcc_ioc2Z {2Z ¨¼ regulator-state-memÎæ2Z LDO_REG1Tvcc_18cw@{w@¨¼ regulator-state-memÎæw@LDO_REG2 Tvcc18_emmccw@{w@¨¼ regulator-state-memÎæw@LDO_REG3Tvdd_10cB@{B@¨¼regulator-state-memÎæB@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ ¾&+�9Ï ài2cpclkÖdefaultä- Adisabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ ¾'+�:Ð ài2cpclkÖdefaultä. Adisabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi‰ÿ ¾1+� Ñàspiclkapb_pclk›  txrxÖdefaultä/012Aokayspiflash@0jedec,spi-nor‰úð€watchdog@ff1a0000 snps,dw-wdt‰ÿ ¾(�ìpwm@ff1b0000rockchip,rk3328-pwm‰ÿ�<Ö àpwmpclkÖdefaultä3 Adisabledpwm@ff1b0010rockchip,rk3328-pwm‰ÿ�<Ö àpwmpclkÖdefaultä4 Adisabledpwm@ff1b0020rockchip,rk3328-pwm‰ÿ �<Ö àpwmpclkÖdefaultä5 Adisabledpwm@ff1b0030rockchip,rk3328-pwm‰ÿ0 ¾2�<Ö àpwmpclkÖdefaultä6 Adisabledthermal-zonessoc-thermal5èCèU7tripstrip-point0epqЄpassivetrip-point1eLqЄpassive 8soc-critesqÐ „criticalcooling-mapsmap0|80� ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ�tsadc@ff250000rockchip,rk3328-tsadc‰ÿ% ¾:�$­ÃP�$Õàtsadcapb_pclkÖinitdefaultsleepä9î:Â9ÌB Ótsadc-apbß;솠Aokay0 7efuse@ff260000rockchip,rk3328-efuse‰ÿ&P+�> àpclk_efuseK id@7‰cpu-leakage@17‰logic-leakage@19‰cpu-version@1a‰_ Hadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc‰ÿ( ¾Pd�%êàsaradcapb_pclkÌV Ósaradc-apb Adisabledgpu@ff300000"rockchip,rk3328-maliarm,mali-450‰ÿ0T¾ZW]XY[\"vgpgpmmupppp0ppmmu0pp1ppmmu1�‡‡ àbuscoreÌfiommu@ff330200rockchip,iommu‰ÿ3 ¾` vh265e_mmu�“Ý àaclkiface† Adisablediommu@ff340800rockchip,iommu‰ÿ4@ ¾b vvepu_mmu��F àaclkiface† Adisabledvideo-codec@ff350000rockchip,rk3328-vpu‰ÿ5 ¾ vvdpu��F àaclkhclk“<š=iommu@ff350800rockchip,iommu‰ÿ5@ ¾ vvpu_mmu��F àaclkiface†š= <iommu@ff360480rockchip,iommu ‰ÿ6€@ÿ6À@ ¾J vrkvdec_mmu�‹B àaclkiface† Adisabledvop@ff370000rockchip,rk3328-vop‰ÿ7>ü ¾ �‘x;àaclk_vopdclk_vophclk_vopÌ…†‡ Óaxiahbdclk“>Aokayport+ endpoint@0‰Æ? Diommu@ff373f00rockchip,iommu‰ÿ7? ¾ vvop_mmu�‘; àaclkiface†Aokay >hdmi@ff3c0000rockchip,rk3328-dw-hdmi‰ÿ<ƾ#G�çFàiahbisfrcec¨@­hdmiÖdefault äABCß;ªAokay ports+port@0‰endpointÆD ?port@1‰codec@ff410000rockchip,rk3328-codec‰ÿA�ë* àpclkmclkß;ªAokay ·E port@0endpointÆF phy@ff430000rockchip,rk3328-hdmi-phy‰ÿC ¾S�äGyàsysclkrefoclkrefpclk ˆhdmi_phykÂH Îcpu-versionßAokay @clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon‰ÿDß;kêø�x=&'(ˆ‰Ž…ƒŠŒ�ABDC"\5ˆH؉4æ$÷zGGG|­©€n6n6n6äáÀäáÀõáõáõáõáúð€õáõáõáúð€úð€úð€úð€n6#ÃFLG†ŒðÑ€xhÀxhÀðÑ€xhÀxhÀ€ syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd‰ÿE+usb2-phy@100rockchip,rk3328-usb2phy‰�Gàphyclk ˆusb480m_phyk�{÷IAokay Iotg-portß$¾;<=votg-bvalidotg-idlinestateAokay Xhost-portß ¾> vlinestateAokay Ymmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿP@ ¾  �=!JNàbiuciuciu-driveciu-sampleðÑ€Aokay#5FÖdefaultäJKLMQNmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿQ@ ¾  �>"KOàbiuciuciu-driveciu-sampleðÑ€ Adisabledmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿR@ ¾ �?#LPàbiuciuciu-driveciu-sampleðÑ€Aokay#]lÖdefault äOPQQzethernet@ff540000rockchip,rk3328-gmac‰ÿT ¾vmacirq8�dWXZY–ßMàstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macÌc Óstmmacethß;‡Aokay�df÷RR’inputŸªrgmiiÖdefaultäS³ ÎTÞ ô'ÃP $ethernet@ff550000rockchip,rk3328-gmac‰ÿUß; ¾vmacirq8�TSSU•ÞVIàstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyÌbdÓstmmacethmac-phyªrmiiU‡’output Adisabledmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22‰�VÌdÖdefaultäVW& Uusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2‰ÿX ¾�Màotg8host@Ra€€@ ¨X ­usb2-phyAokayusb@ff5c0000 generic-ehci‰ÿ\ ¾ �NI¨Y­usbAokayusb@ff5d0000 generic-ohci‰ÿ] ¾ �NI¨Y­usbAokayusb@ff600000rockchip,rk3328-dwc3snps,dwc3‰ÿ` ¾C�`a„àref_clksuspend_clkbus_clk8host putmi_wideyš²Ôõ Aokayinterrupt-controller@ff811000 arm,gic-400 ' 8@‰ÿ�ÿ� ÿ�@ ÿ�`  ¾  pinctrlrockchip,rk3328-pinctrlß;+·gpio0@ff210000rockchip,gpio-bank‰ÿ! ¾3�ÈYi 8 ' egpio1@ff220000rockchip,gpio-bank‰ÿ" ¾4�ÉYi 8 ' Tgpio2@ff230000rockchip,gpio-bank‰ÿ# ¾5�ÊYi 8 ' *gpio3@ff240000rockchip,gpio-bank‰ÿ$ ¾6�ËYi 8 'pcfg-pull-up M \pcfg-pull-down Z dpcfg-pull-none i Zpcfg-pull-none-2ma i v cpcfg-pull-up-2ma M vpcfg-pull-up-4ma M v ]pcfg-pull-none-4ma i v `pcfg-pull-down-4ma Z vpcfg-pull-none-8ma i v ^pcfg-pull-up-8ma M v _pcfg-pull-none-12ma i v  apcfg-pull-up-12ma M v  bpcfg-output-high …pcfg-output-low ‘pcfg-input-high M œ [pcfg-input œi2c0i2c0-xfer ©ZZ (i2c1i2c1-xfer ©ZZ )i2c2i2c2-xfer © ZZ -i2c3i2c3-xfer ©ZZ .i2c3-pins ©ZZhdmi_i2chdmii2c-xfer ©ZZ Bpdm-0pdmm0-clk ©Z pdmm0-fsync ©Zpdmm0-sdi0 ©Z pdmm0-sdi1 ©Z pdmm0-sdi2 ©Z pdmm0-sdi3 ©Z pdmm0-clk-sleep ©[ pdmm0-sdi0-sleep ©[ pdmm0-sdi1-sleep ©[ pdmm0-sdi2-sleep ©[ pdmm0-sdi3-sleep ©[ pdmm0-fsync-sleep ©[tsadcotp-pin © Z 9otp-out © Z :uart0uart0-xfer © Z\ !uart0-cts © Z "uart0-rts © Z #uart0-rts-pin © Zuart1uart1-xfer ©Z\ $uart1-cts ©Z %uart1-rts ©Z &uart1-rts-pin ©Zuart2-0uart2m0-xfer ©Z\uart2-1uart2m1-xfer ©Z\ 'spi0-0spi0m0-clk ©\spi0m0-cs0 © \spi0m0-tx © \spi0m0-rx © \spi0m0-cs1 © \spi0-1spi0m1-clk ©\spi0m1-cs0 ©\spi0m1-tx ©\spi0m1-rx ©\spi0m1-cs1 ©\spi0-2spi0m2-clk ©\ /spi0m2-cs0 ©\ 2spi0m2-tx ©\ 0spi0m2-rx ©\ 1i2s1i2s1-mclk ©Zi2s1-sclk ©Zi2s1-lrckrx ©Zi2s1-lrcktx ©Zi2s1-sdi ©Zi2s1-sdo ©Zi2s1-sdio1 ©Zi2s1-sdio2 ©Zi2s1-sdio3 ©Zi2s1-sleep� ©[[[[[[[[[i2s2-0i2s2m0-mclk ©Zi2s2m0-sclk ©Zi2s2m0-lrckrx ©Zi2s2m0-lrcktx ©Zi2s2m0-sdi ©Zi2s2m0-sdo ©Zi2s2m0-sleep` ©[[[[[[i2s2-1i2s2m1-mclk ©Zi2s2m1-sclk ©Zi2sm1-lrckrx ©Zi2s2m1-lrcktx ©Zi2s2m1-sdi ©Zi2s2m1-sdo ©Zi2s2m1-sleepP ©[[[[[spdif-0spdifm0-tx ©Z spdif-1spdifm1-tx ©Zspdif-2spdifm2-tx ©Zsdmmc0-0sdmmc0m0-pwren ©]sdmmc0m0-pin ©]sdmmc0-1sdmmc0m1-pwren ©]sdmmc0m1-pin ©] fsdmmc0sdmmc0-clk ©^ Jsdmmc0-cmd ©_ Ksdmmc0-dectn ©] Lsdmmc0-wrprt ©]sdmmc0-bus1 ©_sdmmc0-bus4@ ©____ Msdmmc0-pins€ ©]]]]]]]]sdmmc0extsdmmc0ext-clk ©`sdmmc0ext-cmd ©]sdmmc0ext-wrprt ©]sdmmc0ext-dectn ©]sdmmc0ext-bus1 ©]sdmmc0ext-bus4@ ©]]]]sdmmc0ext-pins€ ©]]]]]]]]sdmmc1sdmmc1-clk © ^sdmmc1-cmd © _sdmmc1-pwren ©_sdmmc1-wrprt ©_sdmmc1-dectn ©_sdmmc1-bus1 ©_sdmmc1-bus4@ ©____sdmmc1-pins� © ] ]]]]]]]]emmcemmc-clk ©a Oemmc-cmd ©b Pemmc-pwren ©Zemmc-rstnout ©Zemmc-bus1 ©bemmc-bus4@ ©bbbbemmc-bus8€ ©bbbbbbbb Qpwm0pwm0-pin ©Z 3pwm1pwm1-pin ©Z 4pwm2pwm2-pin ©Z 5pwmirpwmir-pin ©Z 6gmac-1rgmiim1-pins` © ^ ``^``` ` `^ ^``^^^ ^`^^^^ Srmiim1-pins ©cacccc c ca a Z ZZZZZgmac2phyfephyled-speed10 ©Zfephyled-duplex ©Zfephyled-rxm1 ©Z Vfephyled-txm1 ©Zfephyled-linkm1 ©Z Wtsadc_pintsadc-int © Ztsadc-pin © Zhdmi_pinhdmi-cec ©Z Ahdmi-hpd ©d Ccif-0dvp-d2d9-m0À ©ZZZZZ Z Z ZZZZZcif-1dvp-d2d9-m1À ©ZZZZZZZZZZZZirir-int ©Z hpmicpmic-int-l ©\ +usb2usb20-host-drv ©Z gchosen ·serial2:1500000n8external-gmac-clock fixed-clockxsY@ ˆgmac_clkink Rsdmmc-regulatorregulator-fixed ÙeÖdefaultäfTvcc_sdc2Z {2Z  à Nvcc-host-5v-regulatorregulator-fixed ÙeÖdefaultäg Tvcc_host_5v¨¼ Ã,vcc-host1-5v-regulatorregulator-fixed ÙeÖdefaultäg Tvcc_host1_5v¨¼ Ã,vcc-sysregulator-fixedTvcc_sys¨¼cLK@{LK@ ,ir-receivergpio-ir-receiver ¼*ähÖdefaultleds gpio-ledsled-0 ¼i Îmmc0led-1 ¼i Îheartbeatsoundaudio-graph-card ärockchip,rk3328 êjkspdif-ditlinux,spdif-ditªportendpointÆl  compatibleinterrupt-parent#address-cells#size-cellsmodelserial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrangesinterruptsarm,pl330-periph-burstclock-names#dma-cellssimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesdmasdma-names#sound-dai-cellsdai-formatremote-endpointpinctrl-namespinctrl-0pinctrl-1vccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplypmuio-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltspi-max-frequency#pwm-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarityrockchip,efuse-sizebits#io-channel-cellsinterrupt-names#iommu-cellsiommuspower-domainsphysphy-namesmute-gpiosnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplymmc-hs200-1_8vnon-removablevqmmc-supplysnps,txpblclock_in_outphy-supplyphy-modesnps,force_thresh_dma_modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphy-handlephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathvin-supplylinux,default-triggerlabeldais