Ð þí¡Š8˜¨(â˜p-hardkernel,rk3326-odroid-go2rockchip,rk3326 +7ODROID-GO Advancealiases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000cpus+cpu@0•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@1•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@2•cpuarm,cortex-a35¡¥psci³ºÉÙZó cpu@3•cpuarm,cortex-a35¡¥psci³ºÉÙZó idle-statespscicpu-sleeparm,idle-state'8Ox`úp„cluster-sleeparm,idle-state'8O�`ôpÐcpu0-opp-tableoperating-points-v2�opp-600000000Œ#ÃF “~ð~ð™p¡œ@²opp-816000000Œ0£, “��™p¡œ@opp-1008000000Œ<Ü “íØíØ™p¡œ@opp-1200000000ŒG†Œ “Ö Ö ™p¡œ@opp-1296000000ŒM?d “™p™p™p¡œ@arm-pmuarm,cortex-a35-pmu0¾defgÉ display-subsystemrockchip,display-subsystemÜ âokayexternal-gmac-clock fixed-clockéúð€ ùgmac_clkin psci arm,psci-1.0¬smctimerarm,armv8-timer0¾   thermal-zonessoc-thermal/è=îO tripstrip-point-0_pkМpassivetrip-point-1_LkМpassive soc-crit_Á8kÐ œcriticalcooling-mapsmap0v  {ÿÿÿÿÿÿÿÿŠmap1v  {ÿÿÿÿÿÿÿÿŠgpu-thermald/èO xin24m fixed-clock én6ùxin24m]power-management@ff000000$rockchip,px30-pmusysconsimple-mfd¡ÿpower-controllerrockchip,px30-power-controller—+_power-domain@5¡³<«power-domain@7¡³÷;«power-domain@9¡  ³²C@?«power-domain@10¡ @³þÿ978:«power-domain@11¡ ³¯ôK«power-domain@12¡ X³·µ¶–—ýûüD56«power-domain@13¡ (³³´ùú3« !power-domain@14¡³I«"syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd¡ÿ+yio-domains$rockchip,px30-pmu-io-voltage-domainâokay²#À#reboot-modesyscon-reboot-modeÎÕRBÃåRBà óRBÃÿRBà RBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³$$baudclkapb_pclk%%%*txrx4>Kdefault Y&'( âdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ ¾ ³i2s_clki2s_hclk%%%*txrxKdefaultY)*+,câokayi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ ¾³i2s_clki2s_hclk%%%*txrxKdefaultY-./0c âdisabledinterrupt-controller@ff131000 arm,gic-400t…@¡ÿÿ ÿ@ ÿ`  ¾ syscon@ff140000$rockchip,px30-grfsysconsimple-mfd¡ÿ+4io-domains rockchip,px30-io-voltage-domainâokayš1¨2¶1Ä1Ò1à1lvdsrockchip,px30-lvdsî3ódphyý4 lvds âdisabledports+port@0¡+endpoint@0¡5xserial@ff158000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Ibaudclkapb_pclk%%%*txrx4>KdefaultY67âokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³Jbaudclkapb_pclk%%%*txrx4>KdefaultY8âokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Kbaudclkapb_pclk%%%*txrx4>Kdefault Y9:; âdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³Lbaudclkapb_pclk%%% *txrx4>Kdefault Y<=> âdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Mbaudclkapb_pclk%% % *txrx4>Kdefault Y?@A âdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³N i2cpclk ¾KdefaultYB+âokayé€*Bpmic@20rockchip,rk817¡  C¾ KdefaultYDY ùrk808-clkout1xin32kgEsEE‹E—E£E¯EregulatorsDCDC_REG1 »vdd_logicÊ~ðâŒ0úq#oregulator-state-mem5M~ðDCDC_REG2»vdd_armÊ~ðâ™púq#regulator-state-memiM~ðDCDC_REG3»vcc_ddr#regulator-state-mem5DCDC_REG4»vcc_3v3Ê2Z â2Z #1regulator-state-memiM2Z LDO_REG2»vcc_1v8Êw@âw@#\regulator-state-mem5Mw@LDO_REG3»vdd_1v0ÊB@âB@#regulator-state-mem5MB@LDO_REG4 »vcc3v3_pmuÊ2Z â2Z ##regulator-state-mem5M2Z LDO_REG5 »vccio_sdÊw@â2Z #2regulator-state-mem5M2Z LDO_REG6»vcc_sdÊ2Z â2Z #hregulator-state-mem5M2Z LDO_REG7»vcc_blÊ2Z â2Z …regulator-state-memiM2Z LDO_REG8»vcc_lcdÊ*¹€â*¹€sregulator-state-memiM*¹€LDO_REG9»vcc_camÊ-ÆÀâ-ÆÀregulator-state-memiM-ÆÀi2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³O i2cpclk ¾KdefaultYF+âokayé€i2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³P i2cpclk ¾ KdefaultYG+ âdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³ Q i2cpclk ¾ KdefaultYH+ âdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi¡ÿ ¾³$Uspiclkapb_pclk%% % *txrx‚KdefaultYIJKL+ âdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi¡ÿ€ ¾³%Vspiclkapb_pclk%%%*txrx‚KdefaultYMNOPQ+ âdisabledwatchdog@ff1e0000 snps,dw-wdt¡ÿ³[ ¾% âdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYR‰ âdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYS‰âokay†pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYT‰ âdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ 0³"S pwmpclkKdefaultYU‰ âdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T pwmpclkKdefaultYV‰ âdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T pwmpclkKdefaultYW‰ âdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ € ³#T pwmpclkKdefaultYX‰ âdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €0³#T pwmpclkKdefaultYY‰ âdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer¡ÿ! ¾³Y& pclktimerbus simple-bus+”dmac@ff240000arm,pl330arm,primecell¡ÿ$@¾›³» apb_pclk²%tsadc@ff280000rockchip,px30-tsadc¡ÿ( ¾$½,ÍÃP³,Xtsadcapb_pclk⨠étsadc-apbý4õÔÀKinitdefaultsleepYZ [Z âokay saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc¡ÿ(€ ¾T6³-Wsaradcapb_pclk⥠ésaradc-apbâokayH\nvmem@ff290000rockchip,px30-otp¡ÿ)@³/Zaotpapb_pclkphyâ´éphy+id@7¡cpu-leakage@17¡performance@1e¡Tclock-controller@ff2b0000rockchip,px30-cru¡ÿ+ ³]$ xin24mgpllý4 Y@½«°ðõ@I ÍFÏq ë ëÂðÑ€ðÑ€õá ëÂf@clock-controller@ff2bc000rockchip,px30-pmucru¡ÿ+À³]xin24mý4 Y½$$$ ÍG†Œõጺ€$syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd¡ÿ,+usb2-phy@100rockchip,px30-usb2phy¡ ³$ phyclk ½f^ ùusb480m_phyâokay^host-port} ¾D ˆlinestateâokayaotg-port}$¾BA@ˆotg-bvalidotg-idlinestate âdisabled`phy@ff2e0000rockchip,px30-dsi-dphy¡ÿ.³$ E refpclkâ>éapb}˜_ âokay3usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2¡ÿ0 ¾>³otg¦otg®ÀÏ€€@ î` óusb2-phy˜_âokayusb@ff340000 generic-ehci¡ÿ4 ¾<³îaóusb˜_ âdisabledusb@ff350000 generic-ohci¡ÿ5 ¾=³îaóusb˜_ âdisabledethernet@ff360000rockchip,px30-gmac¡ÿ6 ¾+ˆmacirq@³>??@A²CL[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedý4ÞrmiiKdefaultYbc˜_ â^ éstmmaceth âdisabledmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ7@ ¾6 ³÷;CDbiuciuciu-driveciu-sampleçñüðÑ€KdefaultYdefg˜_âokay È -C6CP]khw2mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ8@ ¾7 ³ÿ8EFbiuciuciu-driveciu-sampleçñüðÑ€Kdefault Yijk˜_  âdisabledmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ9@ ¾5 ³9GHbiuciuciu-driveciu-sampleçñüðÑ€Kdefault Ylmn˜_  âdisabledgpu@ff400000$rockchip,px30-maliarm,mali-bifrost¡ÿ@@$¾/.- ˆjobmmugpu³Iº˜_âokay„odsi@ff450000rockchip,px30-mipi-dsi¡ÿE ¾K³Dpclkî3ódphy˜_ â=éapbý4+âokayports+port@0¡+endpoint@0¡pwport@1¡endpointqupanel@0elida,kd35t133¡�ršs §t³sportendpointuqvop@ff460000rockchip,px30-vop-big¡ÿFü ¾M³µ–ûaclk_vopdclk_vophclk_vopâ345 éaxiahbdclk¾v˜_ âokayport+ endpoint@0¡wpendpoint@1¡x5iommu@ff460f00rockchip,iommu¡ÿF ¾M ˆvopb_mmu³µû aclkiface˜_ Åâokayvqos@ff518000syscon¡ÿQ€ qos@ff520000syscon¡ÿR "qos@ff52c000syscon¡ÿRÀ qos@ff538000syscon¡ÿS€ qos@ff538080syscon¡ÿS€€ qos@ff538100syscon¡ÿS� qos@ff538180syscon¡ÿS�€ qos@ff540000syscon¡ÿT qos@ff540080syscon¡ÿT€ qos@ff548000syscon¡ÿT€ qos@ff548080syscon¡ÿT€€ qos@ff548100syscon¡ÿT� qos@ff548180syscon¡ÿT�€  qos@ff548200syscon¡ÿT‚ !qos@ff550000syscon¡ÿU qos@ff550080syscon¡ÿU€ qos@ff550100syscon¡ÿU qos@ff550180syscon¡ÿU€ qos@ff558000syscon¡ÿU€ qos@ff558080syscon¡ÿU€€ pinctrlrockchip,px30-pinctrlý4Òy+”gpio0@ff040000rockchip,gpio-bank¡ÿ ¾³$ßï…tCgpio1@ff250000rockchip,gpio-bank¡ÿ% ¾³\ßï…tˆgpio2@ff260000rockchip,gpio-bank¡ÿ& ¾³]ßï…t‰gpio3@ff270000rockchip,gpio-bank¡ÿ' ¾³^ßï…ttpcfg-pull-upû|pcfg-pull-downƒpcfg-pull-none{pcfg-pull-none-2ma$pcfg-pull-up-2maû$pcfg-pull-up-4maû$}pcfg-pull-none-4ma$pcfg-pull-down-4ma$pcfg-pull-none-8ma$€pcfg-pull-up-8maû$~pcfg-pull-none-12ma$ ‚pcfg-pull-up-12maû$ �pcfg-pull-none-smt3zpcfg-output-highHpcfg-output-lowT„pcfg-input-highû_pcfg-input_i2c0i2c0-xfer lz zBi2c1i2c1-xfer lzzFi2c2i2c2-xfer lzzGi2c3i2c3-xfer l z zHtsadctsadc-otp-pinl{Ztsadc-otp-outl{[uart0uart0-xfer l | |&uart0-ctsl {'uart0-rtsl {(uart1uart1-xfer l||6uart1-ctsl{7uart1-rtsl{uart2-m0uart2m0-xfer l||uart2-m1uart2m1-xfer l ||8uart3-m0uart3m0-xfer l||uart3m0-ctsl{uart3m0-rtsl{uart3-m1uart3m1-xfer l||9uart3m1-ctsl {:uart3m1-rtsl {;uart4uart4-xfer l||<uart4-ctsl{=uart4-rtsl{>uart5uart5-xfer l||?uart5-ctsl{@uart5-rtsl{Aspi0spi0-clkl}Ispi0-csnl}Jspi0-misol }Kspi0-mosil }Lspi0-clk-hsl~spi0-miso-hsl ~spi0-mosi-hsl ~spi1spi1-clkl}Mspi1-csn0l }Nspi1-csn1l }Ospi1-misol}Pspi1-mosil }Qspi1-clk-hsl~spi1-miso-hsl~spi1-mosi-hsl ~pdmpdm-clk0m0l{pdm-clk0m1l{pdm-clk1l{pdm-sdi0m0l{pdm-sdi0m1l{pdm-sdi1l{pdm-sdi2l{pdm-sdi3l{pdm-clk0m0-sleeplpdm-clk0m1-sleeplpdm-clk1-sleeplpdm-sdi0m0-sleeplpdm-sdi0m1-sleeplpdm-sdi1-sleeplpdm-sdi2-sleeplpdm-sdi3-sleepli2s0i2s0-8ch-mclkl{i2s0-8ch-sclktxl{i2s0-8ch-sclkrxl {i2s0-8ch-lrcktxl{i2s0-8ch-lrckrxl {i2s0-8ch-sdo0l{i2s0-8ch-sdo1l{i2s0-8ch-sdo2l{i2s0-8ch-sdo3l{i2s0-8ch-sdi0l{i2s0-8ch-sdi1l {i2s0-8ch-sdi2l {i2s0-8ch-sdi3l{i2s1i2s1-2ch-mclkl{i2s1-2ch-sclkl{)i2s1-2ch-lrckl{*i2s1-2ch-sdil{+i2s1-2ch-sdol{,i2s2i2s2-2ch-mclkl{i2s2-2ch-sclkl{-i2s2-2ch-lrckl{.i2s2-2ch-sdil{/i2s2-2ch-sdol{0sdmmcsdmmc-clkl€dsdmmc-cmdl~esdmmc-detl~fsdmmc-bus1l~sdmmc-bus4@l~~~~gsdiosdio-clkl{ksdio-cmdl|jsdio-bus4@l||||iemmcemmc-clkl €lemmc-cmdl ~memmc-rstnoutl {emmc-bus1l~emmc-bus4@l~~~~emmc-bus8€l~~~~~~~~nflashflash-cs0l{flash-rdyl {flash-dqsl {flash-alel {flash-clel {flash-wrnl {flash-csll{flash-rdnl{flash-bus8€l��������lcdclcdc-rgb-dclk-pinl‚lcdc-rgb-m0-hsync-pinl‚lcdc-rgb-m0-vsync-pinl‚lcdc-rgb-m0-den-pinl‚lcdc-rgb888-m0-data-pins€l€€€€ € € €€€€ € €€€€€€€€€€€€€lcdc-rgb666-m0-data-pins l€€€€ € € €€€€ € €€€€€€€lcdc-rgb565-m0-data-pinsl€€€€ € € €€€€ € €€€€€lcdc-rgb888-m1-data-pinsl€€ € € €€€€€€€€€€€€€lcdc-rgb666-m1-data-pins°l€€ € € €€€€€€€lcdc-rgb565-m1-data-pins�l€€ € € €€€€€pwm0pwm0-pinl{Rpwm1pwm1-pinl{Spwm2pwm2-pinl {Tpwm3pwm3-pinl{Upwm4pwm4-pinl{Vpwm5pwm5-pinl{Wpwm6pwm6-pinl{Xpwm7pwm7-pinl{Ygmacrmii-pins�l‚‚‚{{{{{ {bmac-refclk-12mal ‚cmac-refclkl {cif-m0cif-clkout-m0l {dvp-d2d9-m0Àl{{{{{{{{{ { { {dvp-d0d1-m0 l {{d10-d11-m0 l{{cif-m1cif-clkout-m1l{dvp-d2d9-m1Àl{{{{ { {{{{{{{dvp-d0d1-m1 l{{d10-d11-m1 l{{ispisp-prelightl{btnsbtn-pinsl|||| | |||||||||||‡headphonehp-detlƒledsblue-led-pinl{Špmicdc-detl {pmic-intl |Dsoc_slppin_gpiol„soc_slppin_rstl{soc_slppin_slpl{chosenzserial2:115200n8backlightpwm-backlight†…“†a¨rgpio-keys gpio-keysKdefaultY‡sw1 0ˆ ˜DPAD-UPž sw2 0ˆ  ˜DPAD-DOWNž!sw3 0ˆ ˜DPAD-LEFTž"sw4 0ˆ ˜DPAD-RIGHTž#sw5 0ˆ˜BTN-Až1sw6 0ˆ˜BTN-Bž0sw7 0ˆ˜BTN-Yž4sw8 0ˆ˜BTN-Xž3sw9 0‰˜F1žÀsw10 0‰˜F2žÁsw11 0‰˜F3žÂsw12 0‰˜F4žÃsw13 0‰˜F5žÄsw14 0‰˜F6žÅsw15 0‰ ˜TOP-LEFTž6sw16 0‰ ˜TOP-RIGHTž7gpio-leds gpio-ledsKdefaultYŠled-0˜blue:heartbeat 0C ©heartbeatvccsysregulator-fixed »vcc3v8_sysÊ9ûÀâ9ûÀEvcc_hostregulator-fixed »vcc_hostÊLK@âLK@ ¿CÄ×E compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,grfrockchip,outputremote-endpointi2c-scl-falling-time-nsi2c-scl-rising-time-nswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendnum-cs#pwm-cellsrangesarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesresetsreset-namesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modebus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delaycd-gpiossd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymali-supplybacklightiovcc-supplyreset-gpiosvdd-supplyiommus#iommu-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathpower-supplypwmslabellinux,codelinux,default-triggergpioenable-active-highvin-supply