Ð þí¥Ï8›¼( ›„ rockchip,px30-evbrockchip,px30 +7Rockchip PX30 EVBaliases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000cpus+cpu@0•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@1•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@2•cpuarm,cortex-a35¡¥psci³ºÉÙZó cpu@3•cpuarm,cortex-a35¡¥psci³ºÉÙZó idle-statespscicpu-sleeparm,idle-state'8Ox`úp„cluster-sleeparm,idle-state'8O�`ôpÐcpu0-opp-tableoperating-points-v2�opp-600000000Œ#ÃF “~ð~ð™p¡œ@²opp-816000000Œ0£, “��™p¡œ@opp-1008000000Œ<Ü “íØíØ™p¡œ@opp-1200000000ŒG†Œ “Ö Ö ™p¡œ@opp-1296000000ŒM?d “™p™p™p¡œ@arm-pmuarm,cortex-a35-pmu0¾defgÉ display-subsystemrockchip,display-subsystemÜ âokayexternal-gmac-clock fixed-clockéúð€ ùgmac_clkin psci arm,psci-1.0¬smctimerarm,armv8-timer0¾   thermal-zonessoc-thermal/è=îO tripstrip-point-0_pkМpassivetrip-point-1_LkМpassivesoc-crit_Á8kÐ œcriticalcooling-mapsmap0v {ÿÿÿÿÿÿÿÿŠmap1v {ÿÿÿÿÿÿÿÿŠgpu-thermald/èO xin24m fixed-clock én6ùxin24mapower-management@ff000000$rockchip,px30-pmusysconsimple-mfd¡ÿpower-controllerrockchip,px30-power-controller—+cpower-domain@5¡³<«power-domain@7¡³÷;«power-domain@9¡  ³²C@?«power-domain@10¡ @³þÿ978:«power-domain@11¡ ³¯ôK«power-domain@12¡ X³·µ¶–—ýûüD56«power-domain@13¡ (³³´ùú3« !"power-domain@14¡³I«#syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd¡ÿ+‚io-domains$rockchip,px30-pmu-io-voltage-domainâokay²$À$reboot-modesyscon-reboot-modeÎÕRBÃåRBà óRBÃÿRBà RBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³%%baudclkapb_pclk%&&*txrx4>Kdefault Y'() âdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ ¾ ³i2s_clki2s_hclk%&&*txrxKdefaultY*+,-câokayi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ ¾³i2s_clki2s_hclk%&&*txrxKdefaultY./01c âdisabledinterrupt-controller@ff131000 arm,gic-400t…@¡ÿÿ ÿ@ ÿ`  ¾ syscon@ff140000$rockchip,px30-grfsysconsimple-mfd¡ÿ+6io-domains rockchip,px30-io-voltage-domainâokayš2¨3¶4Ä$Ò4à2lvdsrockchip,px30-lvdsî5ódphyý6 lvds âdisabledports+port@0¡+endpoint@0¡7~endpoint@1¡8�serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Ibaudclkapb_pclk%&&*txrx4>KdefaultY9:âokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³Jbaudclkapb_pclk%&&*txrx4>KdefaultY; âdisabledserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Kbaudclkapb_pclk%&&*txrx4>Kdefault Y<=> âdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³Lbaudclkapb_pclk%&& *txrx4>Kdefault Y?@A âdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Mbaudclkapb_pclk%& & *txrx4>Kdefault YBCDâokayi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³N i2cpclk ¾KdefaultYE+âokaypmic@20rockchip,rk809¡  F¾KdefaultYG*K ùxin32kYHeHqH}H‰I•I¡I­I¹HregulatorsDCDC_REG1Åvdd_logÔ~ðì™pq-vregulator-state-mem?W~ðDCDC_REG2Åvdd_armÔ~ðì™pq-regulator-state-memsW~ðDCDC_REG3Åvcc_ddr-regulator-state-mem?DCDC_REG4Åvcc_3v0Ô-ÆÀì-ÆÀ-4regulator-state-mem?W-ÆÀDCDC_REG5 Åvcc3v3_sysÔ2Z ì2Z -Iregulator-state-mem?W2Z LDO_REG1Åvcc_1v0ÔB@ìB@-regulator-state-mem?WB@LDO_REG2Åvcc_1v8Ôw@ìw@-2regulator-state-mem?Ww@LDO_REG3Åvdd_1v0ÔB@ìB@-regulator-state-mem?WB@LDO_REG4 Åvcc3v0_pmuÔ-ÆÀì-ÆÀ-$regulator-state-mem?W-ÆÀLDO_REG5 Åvccio_sdÔw@ì2Z -3regulator-state-mem?W2Z LDO_REG6Åvcc_sdÔ2Z ì2Z -mregulator-state-mem?W2Z LDO_REG7 Åvcc2v8_dvpÔ*¹€ì*¹€-regulator-state-memsW*¹€LDO_REG8 Åvcc1v8_dvpÔw@ìw@-regulator-state-mem?Ww@LDO_REG9 Åvcc1v5_dvpÔã`ìã`-regulator-state-memsWã`SWITCH_REG1 Åvcc3v3_lcd-KSWITCH_REG2 Åvcc5v0_host-i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³O i2cpclk ¾KdefaultYJ+âokaysensor@dasahi-kasei,ak8963¡  ŒF’$�100010001touchscreen@14goodix,gt1151¡ F¾ ªF ´F ÀKsensor@4c fsl,mma7660¡L F¾i2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³P i2cpclk ¾ KdefaultYL+ âdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³ Q i2cpclk ¾ KdefaultYM+ âdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi¡ÿ ¾³$Uspiclkapb_pclk%& & *txrxÍKdefaultYNOPQ+ âdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi¡ÿ€ ¾³%Vspiclkapb_pclk%&&*txrxÍKdefaultYRSTUV+ âdisabledwatchdog@ff1e0000 snps,dw-wdt¡ÿ³[ ¾% âdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYWÔ âdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYXÔâokay�pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYYÔ âdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ 0³"S pwmpclkKdefaultYZÔ âdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T pwmpclkKdefaultY[Ô âdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T pwmpclkKdefaultY\Ô âdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ € ³#T pwmpclkKdefaultY]Ô âdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €0³#T pwmpclkKdefaultY^Ô âdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer¡ÿ! ¾³Y& pclktimerbus simple-bus+ßdmac@ff240000arm,pl330arm,primecell¡ÿ$@¾æ³» apb_pclký&tsadc@ff280000rockchip,px30-tsadc¡ÿ( ¾$,ÃP³,Xtsadcapb_pclk-¨ 4tsadc-apbý6@ÔÀKinitdefaultsleepY_W`a_kâokay�˜ saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc¡ÿ(€ ¾T³³-Wsaradcapb_pclk-¥ 4saradc-apbâokayÅ2Žnvmem@ff290000rockchip,px30-otp¡ÿ)@³/Zaotpapb_pclkphy-´4phy+id@7¡cpu-leakage@17¡performance@1e¡Ñclock-controller@ff2b0000rockchip,px30-cru¡ÿ+ ³a% xin24mgpllý6 Ö8«°ðõ@IFÏq ë ëÂðÑ€ðÑ€õá ëÂclock-controller@ff2bc000rockchip,px30-pmucru¡ÿ+À³axin24mý6 Ö%%% G†Œõጺ€%syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd¡ÿ,+usb2-phy@100rockchip,px30-usb2phy¡ ³% phyclk ãb ùusb480m_phyâokaybhost-portú ¾D linestateâokayeotg-portú$¾BA@otg-bvalidotg-idlinestateâokaydphy@ff2e0000rockchip,px30-dsi-dphy¡ÿ.³% E refpclk->4apbúc âokay5usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2¡ÿ0 ¾>³otg#otg+=L€€@ îd óusb2-phycâokayusb@ff340000 generic-ehci¡ÿ4 ¾<³îeóusbcâokayusb@ff350000 generic-ohci¡ÿ5 ¾=³îeóusbcâokayethernet@ff360000rockchip,px30-gmac¡ÿ6 ¾+macirq@³>??@A²CL[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedý6[rmiiKdefaultYfgc -^ 4stmmacethâokaydoutputq4 |h Œ ¢ÃPÃPmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ7@ ¾6 ³÷;CDbiuciuciu-driveciu-sample·ÁÌðÑ€KdefaultYijklcâokayÚìý )6DmP3mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ8@ ¾7 ³ÿ8EFbiuciuciu-driveciu-sample·ÁÌðÑ€Kdefault Ynopc âokayì]s�q6mmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ9@ ¾5 ³9GHbiuciuciu-driveciu-sample·ÁÌðÑ€Kdefault Yrstc âokayÚŒs�uD4P2gpu@ff400000$rockchip,px30-maliarm,mali-bifrost¡ÿ@@$¾/.- jobmmugpu³Iºcâokay›vdsi@ff450000rockchip,px30-mipi-dsi¡ÿE ¾K³Dpclkî5ódphyc -=4apbý6+âokayports+port@0¡+endpoint@0¡w}endpoint@1¡x€port@1¡endpointy{panel@0xinpeng,xpp055c272¡§z±2¾Kportendpoint{yvop@ff460000rockchip,px30-vop-big¡ÿFü ¾M³µ–ûaclk_vopdclk_vophclk_vop-345 4axiahbdclkÉ|c âokayport+ endpoint@0¡}wendpoint@1¡~7iommu@ff460f00rockchip,iommu¡ÿF ¾M vopb_mmu³µû aclkifacec Ðâokay|vop@ff470000rockchip,px30-vop-lit¡ÿGü ¾N³¶—üaclk_vopdclk_vophclk_vop-789 4axiahbdclkÉc âokayport+ endpoint@0¡€xendpoint@1¡�8iommu@ff470f00rockchip,iommu¡ÿG ¾N vopl_mmu³¶ü aclkifacec Ðâokayqos@ff518000syscon¡ÿQ€ qos@ff520000syscon¡ÿR #qos@ff52c000syscon¡ÿRÀ qos@ff538000syscon¡ÿS€ qos@ff538080syscon¡ÿS€€ qos@ff538100syscon¡ÿS� qos@ff538180syscon¡ÿS�€ qos@ff540000syscon¡ÿT qos@ff540080syscon¡ÿT€ qos@ff548000syscon¡ÿT€ qos@ff548080syscon¡ÿT€€ qos@ff548100syscon¡ÿT�  qos@ff548180syscon¡ÿT�€ !qos@ff548200syscon¡ÿT‚ "qos@ff550000syscon¡ÿU qos@ff550080syscon¡ÿU€ qos@ff550100syscon¡ÿU qos@ff550180syscon¡ÿU€ qos@ff558000syscon¡ÿU€ qos@ff558080syscon¡ÿU€€ pinctrlrockchip,px30-pinctrlý6Ý‚+ßgpio0@ff040000rockchip,gpio-bank¡ÿ ¾³%êú…tFgpio1@ff250000rockchip,gpio-bank¡ÿ% ¾³\êú…t‘gpio2@ff260000rockchip,gpio-bank¡ÿ& ¾³]êú…thgpio3@ff270000rockchip,gpio-bank¡ÿ' ¾³^êú…tpcfg-pull-up …pcfg-pull-down Œpcfg-pull-none "„pcfg-pull-none-2ma " /pcfg-pull-up-2ma  /pcfg-pull-up-4ma  /†pcfg-pull-none-4ma " /pcfg-pull-down-4ma  /pcfg-pull-none-8ma " /‰pcfg-pull-up-8ma  /‡pcfg-pull-none-12ma " / ‹pcfg-pull-up-12ma  / Špcfg-pull-none-smt " >ƒpcfg-output-high Spcfg-output-low _�pcfg-input-high  jˆpcfg-input ji2c0i2c0-xfer wƒ ƒEi2c1i2c1-xfer wƒƒJi2c2i2c2-xfer wƒƒLi2c3i2c3-xfer w ƒ ƒMtsadctsadc-otp-pin w„_tsadc-otp-out w„`uart0uart0-xfer w … …'uart0-cts w „(uart0-rts w „)uart1uart1-xfer w……9uart1-cts w„:uart1-rts w„uart2-m0uart2m0-xfer w……;uart2-m1uart2m1-xfer w ……uart3-m0uart3m0-xfer w……uart3m0-cts w„uart3m0-rts w„uart3-m1uart3m1-xfer w……<uart3m1-cts w „=uart3m1-rts w „>uart4uart4-xfer w……?uart4-cts w„@uart4-rts w„Auart5uart5-xfer w……Buart5-cts w„Cuart5-rts w„Dspi0spi0-clk w†Nspi0-csn w†Ospi0-miso w †Pspi0-mosi w †Qspi0-clk-hs w‡spi0-miso-hs w ‡spi0-mosi-hs w ‡spi1spi1-clk w†Rspi1-csn0 w †Sspi1-csn1 w †Tspi1-miso w†Uspi1-mosi w †Vspi1-clk-hs w‡spi1-miso-hs w‡spi1-mosi-hs w ‡pdmpdm-clk0m0 w„pdm-clk0m1 w„pdm-clk1 w„pdm-sdi0m0 w„pdm-sdi0m1 w„pdm-sdi1 w„pdm-sdi2 w„pdm-sdi3 w„pdm-clk0m0-sleep wˆpdm-clk0m1-sleep wˆpdm-clk1-sleep wˆpdm-sdi0m0-sleep wˆpdm-sdi0m1-sleep wˆpdm-sdi1-sleep wˆpdm-sdi2-sleep wˆpdm-sdi3-sleep wˆi2s0i2s0-8ch-mclk w„i2s0-8ch-sclktx w„i2s0-8ch-sclkrx w „i2s0-8ch-lrcktx w„i2s0-8ch-lrckrx w „i2s0-8ch-sdo0 w„i2s0-8ch-sdo1 w„i2s0-8ch-sdo2 w„i2s0-8ch-sdo3 w„i2s0-8ch-sdi0 w„i2s0-8ch-sdi1 w „i2s0-8ch-sdi2 w „i2s0-8ch-sdi3 w„i2s1i2s1-2ch-mclk w„i2s1-2ch-sclk w„*i2s1-2ch-lrck w„+i2s1-2ch-sdi w„,i2s1-2ch-sdo w„-i2s2i2s2-2ch-mclk w„i2s2-2ch-sclk w„.i2s2-2ch-lrck w„/i2s2-2ch-sdi w„0i2s2-2ch-sdo w„1sdmmcsdmmc-clk w‰isdmmc-cmd w‡jsdmmc-det w‡ksdmmc-bus1 w‡sdmmc-bus4@ w‡‡‡‡lsdiosdio-clk w„psdio-cmd w…osdio-bus4@ w…………nemmcemmc-clk w ‰remmc-cmd w ‡semmc-rstnout w „emmc-bus1 w‡emmc-bus4@ w‡‡‡‡emmc-bus8€ w‡‡‡‡‡‡‡‡temmc-reset w „�flashflash-cs0 w„flash-rdy w „flash-dqs w „flash-ale w „flash-cle w „flash-wrn w „flash-csl w„flash-rdn w„flash-bus8€ wŠŠŠŠŠŠŠŠlcdclcdc-rgb-dclk-pin w‹lcdc-rgb-m0-hsync-pin w‹lcdc-rgb-m0-vsync-pin w‹lcdc-rgb-m0-den-pin w‹lcdc-rgb888-m0-data-pins€ w‰‰‰‰ ‰ ‰ ‰‰‰‰ ‰ ‰‰‰‰‰‰‰‰‰‰‰‰‰lcdc-rgb666-m0-data-pins w‰‰‰‰ ‰ ‰ ‰‰‰‰ ‰ ‰‰‰‰‰‰‰lcdc-rgb565-m0-data-pins w‰‰‰‰ ‰ ‰ ‰‰‰‰ ‰ ‰‰‰‰‰lcdc-rgb888-m1-data-pins w‰‰ ‰ ‰ ‰‰‰‰‰‰‰‰‰‰‰‰‰lcdc-rgb666-m1-data-pins° w‰‰ ‰ ‰ ‰‰‰‰‰‰‰lcdc-rgb565-m1-data-pins� w‰‰ ‰ ‰ ‰‰‰‰‰pwm0pwm0-pin w„Wpwm1pwm1-pin w„Xpwm2pwm2-pin w „Ypwm3pwm3-pin w„Zpwm4pwm4-pin w„[pwm5pwm5-pin w„\pwm6pwm6-pin w„]pwm7pwm7-pin w„^gmacrmii-pins� w‹‹‹„„„„„ „fmac-refclk-12ma w ‹gmac-refclk w „cif-m0cif-clkout-m0 w „dvp-d2d9-m0À w„„„„„„„„„ „ „ „dvp-d0d1-m0 w „„d10-d11-m0 w„„cif-m1cif-clkout-m1 w„dvp-d2d9-m1À w„„„„ „ „„„„„„„dvp-d0d1-m1 w„„d10-d11-m1 w„„ispisp-prelight w„headphonehp-det wŒpmicpmic_int w…Gsoc_slppin_gpio w�soc_slppin_slp w„soc_slppin_rst w„sdio-pwrseqwifi-enable-h w„’chosen …serial5:115200n8adc-keys adc-keys ‘Ž �buttons ®w@ Èdesc-key Öesc Ü çý0home-key Öhome Üf ç …€menu-key Ömenu Ü‹ çxvol-down-key Övolume down Ür ç“àvol-up-key Övolume up Üs çBhbacklightpwm-backlight �a¨ Kzemmc-pwrseqmmc-pwrseq-emmcY�Kdefault ´‘ usdio-pwrseqmmc-pwrseq-simpleKdefaultY’ ´Fqvccsysregulator-fixed Åvcc5v0_sys-ÔLK@ìLK@H compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,grfrockchip,outputremote-endpointrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendgpiosvdd-supplymount-matrixirq-gpiosreset-gpiosVDDIO-supplynum-cs#pwm-cellsrangesarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesresetsreset-namesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeedcard-detect-delaysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendnon-removablemmc-pwrseqmmc-hs200-1_8vmali-supplybacklightiovcc-supplyvci-supplyiommus#iommu-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltpwmspower-supply