Ð þí]±8X(©WÐ ARM Juno development board (r0)arm,junoarm,vexpress"1refclk7372800hz fixed-clock=Jp€ Zjuno:uartclkm:clk48mhz fixed-clock=JÜl Zclk48mhzm>clk50mhz fixed-clock=Júð€Zsmc_clkm refclk100mhz fixed-clock=Jõá Zapb_pclkm refclk400mhz fixed-clock=Jׄ Zfaxi_clkm4clk24mhz fixed-clock=Jn6Zjuno_mb:clk24mhzmclk25mhz fixed-clock=J}x@Zjuno_mb:clk25mhzmrefclk1mhz fixed-clock=JB@Zjuno_mb:refclk1mhzmrefclk32khz fixed-clock=J€Zjuno_mb:refclk32khzmmcc-sb-3v3regulator-fixed uMCC_SB_3V3„2Z œ2Z ´mgpio-keys gpio-keyspower-buttonÈ2ÚètóPOWER ùhome-buttonÈ2ÚèfóHOME ùrlock-buttonÈ2Úè˜óRLOCK ùvol-up-buttonÈ2ÚèsóVOL+ ùvol-down-buttonÈ2ÚèróVOL- ùnmi-buttonÈ2ÚècóNMI ùbus@8000000 simple-bus"1xÿ   *DEF ¡¢£¤¥ ¦ § ¨ ©motherboard-busarm,vexpress,v2p-p1simple-bus"1ÿ V2M-Juno8R@Rrs1flash@0arm,vexpress-flashcfi-flash ei tdisabledpartitionsarm,arm-firmware-suiteethernet@200000000smsc,lan9118smsc,lan9115 e{†mii�œ±ÄËÙiofpga-bus@300000000 simple-bus"1ÿ sysctl@20000arm,sp810arm,primecelle Äérefclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 õmapbregs@10000sysconsimple-mfdeled0register-bit-led% óvexpress:0 #heartbeat9onled1register-bit-led% óvexpress:1#mmc09offled2register-bit-led% óvexpress:2#cpu09offled3register-bit-led% óvexpress:3#cpu19offled4register-bit-led% óvexpress:4#cpu29offled5register-bit-led%  óvexpress:5#cpu39offled6register-bit-led%@ óvexpress:69offled7register-bit-led%€ óvexpress:79offmmci@50000arm,pl180arm,primecelle{G·UÄ émclkapb_pclkkmi@60000arm,pl050arm,primecelle{Ä éKMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecelle{Ä éKMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecelle{Ä éwdog_clkapb_pclktimer@110000arm,sp804arm,primecelle{ Äétimclken1timclken2apb_pclktimer@120000arm,sp804arm,primecelle{ Äétimclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecelle{Ä  éapb_pclkgpio@1d0000arm,pl061arm,primecelle{Ä  éapb_pclkaq}mtimer@2a810000arm,armv7-timer-meme*�Júð€"1ÿ*‚ tdisabledframe@2a830000’ {<emhu@2b1f0000arm,mhuarm,primecelle+{$#Ÿmhu_lpri_rxmhu_hpri_rx¯Ä  éapb_pclkm0iommu@2b400000arm,mmu-400arm,smmu-v1e+@{&&»ÈÛ é tdisablediommu@2b500000arm,mmu-401arm,smmu-v1e+P{((»Èé tdisabledm/iommu@2b600000arm,mmu-401arm,smmu-v1e+`{**»ÈéÛ minterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@e,,ð ,ð ,ð "1} { ?ÿ,mv2m@0arm,gic-v2m-frameöem.v2m@10000arm,gic-v2m-frameöev2m@20000arm,gic-v2m-frameöev2m@30000arm,gic-v2m-frameöetimerarm,armv8-timer0{ ?? ? ?etf@20010000 arm,coresight-tmcarm,primecelle Ä  éapb_pclkÛ in-portsportendpoint mout-portsportendpoint mtpiu@20030000!arm,coresight-tpiuarm,primecelle Ä  éapb_pclkÛ in-portsportendpointmfunnel@20040000+arm,coresight-dynamic-funnelarm,primecelle Ä  éapb_pclkÛ out-portsportendpointm in-ports"1port@0eendpointmport@1eendpointm"port@2eendpointmetr@20070000 arm,coresight-tmcarm,primecelle Ä  éapb_pclkÛ in-portsportendpointmstm@20100000 arm,coresight-stmarm,primecell e (/stm-basestm-stimulus-baseÄ  éapb_pclkÛ out-portsportendpointmreplicator@20120000/arm,coresight-dynamic-replicatorarm,primecelle Ä  éapb_pclkÛ out-ports"1port@0eendpointmport@1eendpointmin-portsportendpointm cpu-debug@22010000&arm,coresight-cpu-debugarm,primecelle"Ä  éapb_pclkÛ 9etm@22040000"arm,coresight-etm4xarm,primecelle"Ä  éapb_pclkÛ 9out-portsportendpointmfunnel@220c0000+arm,coresight-dynamic-funnelarm,primecelle" Ä  éapb_pclkÛ out-portsportendpointmin-ports"1port@0eendpointmport@1eendpointmcpu-debug@22110000&arm,coresight-cpu-debugarm,primecelle"Ä  éapb_pclkÛ 9etm@22140000"arm,coresight-etm4xarm,primecelle"Ä  éapb_pclkÛ 9out-portsportendpointmcpu-debug@23010000&arm,coresight-cpu-debugarm,primecelle#Ä  éapb_pclkÛ 9 etm@23040000"arm,coresight-etm4xarm,primecelle#Ä  éapb_pclkÛ 9 out-portsportendpoint!m#funnel@230c0000+arm,coresight-dynamic-funnelarm,primecelle# Ä  éapb_pclkÛ out-portsportendpoint"min-ports"1port@0eendpoint#m!port@1eendpoint$m(port@2eendpoint%m*port@3eendpoint&m,cpu-debug@23110000&arm,coresight-cpu-debugarm,primecelle#Ä  éapb_pclkÛ 9'etm@23140000"arm,coresight-etm4xarm,primecelle#Ä  éapb_pclkÛ 9'out-portsportendpoint(m$cpu-debug@23210000&arm,coresight-cpu-debugarm,primecelle#!Ä  éapb_pclkÛ 9)etm@23240000"arm,coresight-etm4xarm,primecelle#$Ä  éapb_pclkÛ 9)out-portsportendpoint*m%cpu-debug@23310000&arm,coresight-cpu-debugarm,primecelle#1Ä  éapb_pclkÛ 9+etm@23340000"arm,coresight-etm4xarm,primecelle#4Ä  éapb_pclkÛ 9+out-portsportendpoint,m&gpu@2d000000arm,juno-maliarm,mali-t624e-${!"  ŸjobmmugpuÄ-Û é tdisabledsram@2e000000arm,juno-sram-nsmmio-srame.€"1ÿ.€scp-sram@0arm,juno-scp-shmemescp-sram@200arm,juno-scp-shmemem1pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-generic=pcie@IÿS"1éTÿ_€€PPB@@�*ˆ‰Š‹d. tdisabledo~/scpi arm,scpiˆ0�1clocksarm,scpi-clocksclocks-0arm,scpi-dvfs-clocks= •Zatlclkaplclkgpuclkm-clocks-1arm,scpi-variable-clocks=•Zpxlclkm6power-controllerarm,scpi-power-domains£¯m sensorsarm,scpi-sensorsÃm2thermal-zonespmicÙèçdý2tripstrip0 _�Ð DcriticalsocÙèçdý2tripstrip0 8€Ð Dcriticalbig-clusterÙèçdý2 tdisabledlittle-clusterÙèçdý2 tdisabledgpu0Ùèçdý2 tdisabledgpu1Ùèçdý2 tdisablediommu@7fb00000arm,mmu-401arm,smmu-v1e°{__»Èé tdisabledm3iommu@7fb10000arm,mmu-401arm,smmu-v1e±{cc»Èm5iommu@7fb20000arm,mmu-401arm,smmu-v1e²{aa»Èm8iommu@7fb30000arm,mmu-401arm,smmu-v1e³{ee»Èém=dma@7ff00000arm,pl330arm,primecelleð$/= l{XYZ[\lmnoH333333333Ä4 éapb_pclkhdlcd@7ff50000 arm,hdlcdeõ {]5Ä6épxlclkportendpoint7m<hdlcd@7ff60000 arm,hdlcdeö {U8Ä6épxlclkportendpoint9m;serial@7ff80000arm,pl011arm,primecelleø {SÄ: éuartclkapb_pclki2c@7ffa0000snps,designware-i2ceú"1 {hJ€KôÄ hdmi-transmitter@70 nxp,tda998xepportendpoint;m9hdmi-transmitter@71 nxp,tda998xeqportendpoint<m7usb@7ffb0000 generic-ohcieû {t=Ä>usb@7ffc0000 generic-ehcieü {u=Ä>memory-controller@7ffd0000arm,pl354arm,primecelleý{VWÄ  éapb_pclkmemory@80000000=memory e€€€tlx-bus@60000000 simple-bus"1ÿ`*¨aliases`/serial@7ff80000chosenhserial0:115200n8psci arm,psci-0.2tsmccpus"1cpu-mapcluster0core09core19cluster1core09 core19'core29)core39+idle-states{pscicpu-sleep-0arm,idle-stateˆŸ°,Á°ÑÐm@cluster-sleep-0arm,idle-stateˆŸ°�Á°Ñ ÄmAcpu@0arm,cortex-a57e=cpuâpsciðÀý@€)@;H?Ä-Y@Ai|mcpu@1arm,cortex-a57e=cpuâpsciðÀý@€)@;H?Ä-Y@Ai|mcpu@100arm,cortex-a53e=cpuâpscið€ý@€)@;€HBÄ-Y@AiB|Œm cpu@101arm,cortex-a53e=cpuâpscið€ý@€)@;€HBÄ-Y@AiB|Œm'cpu@102arm,cortex-a53e=cpuâpscið€ý@€)@;€HBÄ-Y@AiB|Œm)cpu@103arm,cortex-a53e=cpuâpscið€ý@€)@;€HBÄ-Y@AiB|Œm+l2-cache0cacheò ÿ@m?l2-cache1cacheòÿ@mBpmu-a57arm,cortex-a57-pmu{–pmu-a53arm,cortex-a53-pmu0{– ')+ modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpiosranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,sitearm,v2m-memory-mapregbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-numberinterrupt-names#mbox-cells#iommu-cells#global-interruptspower-domainsdma-coherentmsi-controllerremote-endpointiommusarm,scatter-gatherreg-namescpudevice_typebus-rangelinux,pci-domainmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresis#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzdynamic-power-coefficientinterrupt-affinity