Ð þíÆHL(z€Foundation-v8A$arm,foundation-aarch64arm,vexpress"1chosenaliases/=/bus@8000000/iofpga-bus@300000000/serial@90000/E/bus@8000000/iofpga-bus@300000000/serial@a0000/M/bus@8000000/iofpga-bus@300000000/serial@b0000/U/bus@8000000/iofpga-bus@300000000/serial@c0000cpus"1cpu@0]cpu arm,armv8im ~spin-tableŒ€ÿøcpu@1]cpu arm,armv8im ~spin-tableŒ€ÿøcpu@2]cpu arm,armv8im ~spin-tableŒ€ÿøcpu@3]cpu arm,armv8im ~spin-tableŒ€ÿøl2-cache0cache�memory@80000000]memory i€€€€timerarm,armv8-timer0¥   °õápmuarm,armv8-pmuv30¥<=>?watchdog@2a440000arm,sbsa-gwdt i*D*E ¥Àclk24mhz fixed-clock̰n6 Ùv2m:clk24mhz�refclk1mhz fixed-clock̰B@Ùv2m:refclk1mhzrefclk32khz fixed-clock̰€Ùv2m:refclk32khzbus@8000000arm,vexpress,v2m-p1simple-busìrs1"1xÿ  ?`*            !!""##$$%%&&''(())**ethernet@202000000smsc,lan91c111 i¥iofpga-bus@300000000 simple-bus"1ÿ sysreg@10000arm,vexpress-sysregiserial@90000arm,pl011arm,primecelli ¥8?uartclkapb_pclkserial@a0000arm,pl011arm,primecelli ¥8?uartclkapb_pclkserial@b0000arm,pl011arm,primecelli ¥8?uartclkapb_pclkserial@c0000arm,pl011arm,primecelli ¥8?uartclkapb_pclkvirtio-block@130000 virtio,mmioi¥*interrupt-controller@2f000000 arm,gic-v3"1ÿ/KPi// , , ,ð  ¥ �msi-controller@2f020000arm,gic-v3-its`oi modelcompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3device_typeregnext-level-cacheenable-methodcpu-release-addrphandleinterruptsclock-frequencytimeout-sec#clock-cellsclock-output-namesarm,v2m-memory-mapranges#interrupt-cellsinterrupt-map-maskinterrupt-mapclocksclock-namesinterrupt-controllermsi-controller#msi-cells