Ð þíKÏHG(ËF¼Novetech Chameleon967!novtech,chameleon96altr,socfpga-cyclone5altr,socfpgaaliases,/soc/serial0@ffc020004/soc/serial1@ffc03000JrϾ  ¤‡7gpio@ff709000!snps,dw-apb-gpiorÿp�ö) :%okaygpio-controller@0!snps,dw-apb-gpio-port.>JrϾ  ¥‡8gpio@ff70a000!snps,dw-apb-gpiorÿp ö) ; %disabledgpio-controller@0!snps,dw-apb-gpio-port.>JrϾ  ¦i2c@ffc04000!snps,designware-i2crÿÀ@ ,ö*  ž%okayXLS-I2C0i2c@ffc05000!snps,designware-i2crÿÀP -ö*  Ÿ%okayXLS-I2C1i2c@ffc06000!snps,designware-i2crÿÀ` .ö*   %okayi2c@ffc07000!snps,designware-i2crÿÀp /ö*  ¡%okayXHS-I2C2eccmgr!altr,socfpga-ecc-manageräl2-ecc@ffd08140!altr,socfpga-l2-eccrÿÐ�@ $%ocram-ecc@ffd08144!altr,socfpga-ocram-eccrÿÐ�D^+ ²³cache-controller@fffef000!arm,pl310-cacherÿþð  &cq } �ž¬»Ïãü'‡l3regs@0xff800000!altr,l3regssysconrÿ€dwmmc0@ff704000!altr,socfpga-dw-mshcrÿp@  ‹ö),ýbiuciu 6%okay;EOar-~-nand@ff900000!altr,socfpga-denali-nandrÿ�ÿ¸‹nand_datadenali_reg  � ö./ýnandnand_xecc $ %disabledsram@ffff0000 !mmio-sramrÿÿ‡+spi@ff705000!!intel,socfpga-qspicdns,qspi-norrÿpPÿ   —•€¥µö0 % %disabledrstmgr@ffd05000Ê !altr,rst-mgrrÿÐPׇsnoop-control-unit@fffec000!arm,cortex-a9-scurÿþÀsdr@ffc25000!altr,sdr-ctlsysconrÿÂP =‡1sdramedac!altr,sdram-edacê1  'spi@fff00000!snps,dw-apb-ssirÿð  šúö2 2spi%okayXHS-SPI1spi@fff01000!snps,dw-apb-ssirÿð  ›úö2 3spi%okayXLS-SPI0sysmgr@ffd08000!altr,sys-mgrsysconrÿЀ@ÿЀć%timer@fffec600!arm,cortex-a9-twd-timerrÿþÆ   ö3timer0@ffc08000!snps,dw-apb-timer  §rÿÀ€ö*ýtimer *timertimer1@ffc09000!snps,dw-apb-timer  ¨rÿÀ�ö*ýtimer +timertimer2@ffd00000!snps,dw-apb-timer  ©rÿÐö ýtimer (timertimer3@ffd01000!snps,dw-apb-timer  ªrÿÐö ýtimer )timerserial0@ffc02000!snps,dw-apb-uartrÿÀ   ¢ö*(44-txrx 0 XLS-UART1%okayserial1@ffc03000!snps,dw-apb-uartrÿÀ0  £ö*(44-txrx 1 XLS-UART0%okayusbphy7!usb-nop-xceiv%okay‡6usb@ffb00000 !snps,dwc2rÿ°ÿÿ  }ö5ýotg "dwc2B6 Gusb2-phy %disabledusb@ffb40000 !snps,dwc2rÿ´ÿÿ  €ö5ýotg #dwc2B6 Gusb2-phy%okaywatchdog@ffd02000 !snps,dw-wdtrÿÐ   «ö  &%okaywatchdog@ffd03000 !snps,dw-wdtrÿÐ0  ¬ö  ' %disabledchosen QearlyprintkZserial0:115200n8memory@0fmemoryr regulator!regulator-fixedf3.3Vu2Z �2Z ‡-leds !gpio-ledsuser_led1 Xgreen:user1 R7 ¥heartbeatuser_led2 Xgreen:user2 R7¥mmc0user_led3 Xgreen:user3 R7¥noneuser_led4 Xgreen:user4 R8»¥none #address-cells#size-cellsmodelcompatibleserial0serial1timer0timer1timer2timer3enable-methoddevice_typeregnext-level-cachephandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cellsclocksclock-namesresetsreset-namesfpga-mgrstatus#clock-cellsclock-frequencydiv-regfixed-dividerclk-gateclk-phasesnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blenaltr,sysmgr-sysconinterrupt-namesmac-addresssnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthsnps,axi-configgpio-controller#gpio-cellssnps,nr-gpioslabeliramcache-unifiedcache-levelarm,tag-latencyarm,data-latencyprefetch-dataprefetch-instrarm,shared-overridearm,double-linefillarm,double-linefill-incrarm,double-linefill-wraparm,prefetch-droparm,prefetch-offsetbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeedvmmc-supplyvqmmc-supplyreg-namescdns,fifo-depthcdns,fifo-widthcdns,trigger-address#reset-cellsaltr,modrst-offsetaltr,sdr-sysconnum-cscpu1-start-addrreg-shiftreg-io-widthdmasdma-names#phy-cellsphysphy-namesbootargsstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltlinux,default-triggerpanic-indicator