Ð þížß8•Ì( •”%amarula,vyasa-rk3288rockchip,rk3288&7Amarula Vyasa-RK3288aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV acpu@501ícpuarm,cortex-a12ùý'œ@5<rV acpu@502ícpuarm,cortex-a12ùý'œ@5<rV acpu@503ícpuarm,cortex-a12ùý'œ@5<rV aopp-table-0operating-points-v2iaopp-126000000t‚›€{ » opp-216000000t ßæ{ » opp-312000000t˜¾{ » opp-408000000tQ–{ » opp-600000000t#ÃF{ » opp-696000000t)|{~ðopp-816000000t0£,{B@opp-1008000000t<Ü{�opp-1200000000tG†Œ{Èàopp-1416000000tTfr{O€opp-1512000000tZJ{Ö opp-1608000000t_Ø"{™preserved-memory‰dma-unusable@fe000000ùþoscillator fixed-clock�n6 xin24m³a timerarm,armv7-timerÀ0´   �n6ätimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  ûpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc ðÑ€ 5ÈDrvûbiuciuciu-driveciu-sample ´ ùÿ @ý€&reset2okay9CUfÈxƒdefault‘ ›§mmc@ff0d0000rockchip,rk3288-dw-mshc ðÑ€ 5ÉEswûbiuciuciu-driveciu-sample ´!ùÿ @ý�&reset 2disabledmmc@ff0e0000rockchip,rk3288-dw-mshc ðÑ€ 5ÊFtxûbiuciuciu-driveciu-sample ´"ùÿ@ý‚&reset 2disabledmmc@ff0f0000rockchip,rk3288-dw-mshc ðÑ€ 5ËGuyûbiuciuciu-driveciu-sample ´#ùÿ@ýƒ&reset2okay9C´ƒdefault‘›saradc@ff100000rockchip,saradcùÿ ´$Â5I[ûsaradcapb_pclkýW &saradc-apb 2disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARûspiclkapb_pclkÔ  Ùtxrx ´,ƒdefault‘ùÿ 2disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSûspiclkapb_pclkÔ Ùtxrx ´-ƒdefault‘ ùÿ 2disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTûspiclkapb_pclkÔÙtxrx ´.ƒdefault‘!"#$ùÿ 2disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>ûi2c5Mƒdefault‘% 2disabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?ûi2c5Oƒdefault‘& 2disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@ûi2c5Pƒdefault‘' 2disabledi2c@ff170000rockchip,rk3288-i2cùÿ ´Aûi2c5Qƒdefault‘(2okayaqserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7ãí5MUûbaudclkapb_pclkÔÙtxrxƒdefault‘) 2disabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8ãí5NVûbaudclkapb_pclkÔÙtxrxƒdefault‘* 2disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9ãí5OWûbaudclkapb_pclkƒdefault‘+2okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:ãí5PXûbaudclkapb_pclkÔÙtxrxƒdefault‘, 2disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;ãí5QYûbaudclkapb_pclkÔ  Ùtxrxƒdefault‘- 2disableddma-controller@ff250000arm,pl330arm,primecellùÿ%@´ú 5 ûapb_pclkathermal-zonesreserve-thermal7èMˆ[.cpu-thermal7dMˆ[.tripscpu_alert0kpwÐôpassivea/cpu_alert1k$øwÐôpassivea0cpu_critk_�wÐ ôcriticalcooling-mapsmap0‚/0‡ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1‚00‡ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal7dMˆ[.tripsgpu_alert0kpwÐôpassivea1gpu_critk_�wÐ ôcriticalcooling-mapsmap0‚1 ‡2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZûtsadcapb_pclkýŸ &tsadc-apbƒinitdefaultsleep‘3–4 3ªÀ5Ís2okayäûa.ethernet@ff290000rockchip,rk3288-gmacùÿ)´macirqeth_wake_irqÀ585—fgc˜Ä]Mûstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB &stmmaceth2okay&—66Minputƒdefault‘789:Z;ergmiin „'B@ ™<©0²usb@ff500000 generic-ehciùÿP ´5»=Àusb2okayusb@ff520000 generic-ohciùÿR ´)5»=Àusb 2disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃûotgÊhost»> Àusb2-phyÒ2okayƒdefault‘?usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁûotgÊotgéû €€@@ »@ Àusb2-phy2okayAusb@ff5c0000 generic-ehciùÿ\ ´5Ä 2disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´ú 5Á ûapb_pclk 2disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<ûi2c5Lƒdefault‘B2okay�€pmic@1brockchip,rk808ù&C´³ xin32krk808-clkout2ƒdefault‘DE%FTF`FlFxF„F�Fœ¨F´FÁFÎregulatorsDCDC_REG1Ûvdd_armê q°™p.a regulator-state-mem@DCDC_REG2Ûvdd_gpuê øPÐ.avregulator-state-memYqB@DCDC_REG3Ûvcc_ddr.regulator-state-memYDCDC_REG4Ûvcc_ioê2Z 2Z .aregulator-state-memYq2Z LDO_REG1Ûvcc_tpê2Z 2Z .regulator-state-memYq2Z LDO_REG2 Ûvcc_codecê2Z 2Z .regulator-state-mem@LDO_REG3Ûvdd_10êB@B@.regulator-state-memYqB@LDO_REG4Ûvcc_gpsêw@w@.regulator-state-memYqw@LDO_REG5 Ûvccio_sdêw@2Z .aregulator-state-memYq2Z LDO_REG6 Ûvdd10_lcdêB@B@.regulator-state-memYqB@LDO_REG7Ûvcc_18êw@w@.aZregulator-state-memYqw@LDO_REG8 Ûvcc18_lcdêw@w@.regulator-state-memYqw@SWITCH_REG1Ûvcc_sdê2Z 2Z .aregulator-state-memYSWITCH_REG2Ûvcc_lanê2Z 2Z .a;regulator-state-memYi2c@ff660000rockchip,rk3288-i2cùÿf ´=ûi2c5Nƒdefault‘G 2disabledpwm@ff680000rockchip,rk3288-pwmùÿh�ƒdefault‘H5_ 2disabledpwm@ff680010rockchip,rk3288-pwmùÿh�ƒdefault‘I5_ 2disabledpwm@ff680020rockchip,rk3288-pwmùÿh �ƒdefault‘J5_ 2disabledpwm@ff680030rockchip,rk3288-pwmùÿh0�ƒdefault‘K5_ 2disabledsram@ff700000 mmio-sramùÿp€‰ÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsapower-controller!rockchip,rk3288-power-controller˜&h6 a^power-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$¬LMNOPQRST˜power-domain@11ù 5Ïop¬UV˜power-domain@12ù 5ÐܬW˜power-domain@13ù 5À¬XY˜reboot-modesyscon-reboot-mode³”ºRBÃÆRBÃÔRBà äRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 ûxin24mÀ5³ðH&ÑÝjÒÞk$ý#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀasyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwa5edp-phyrockchip,rk3288-dp-phy5hû24m 2disabledanio-domains"rockchip,rk3288-io-voltage-domain2okayZ*4?ZM;[iy…“Zusbphyrockchip,rk3288-usb-phy2okayusb-phy@320ù 5]ûphyclk³ý… &phy-reseta@usb-phy@334ù45^ûphyclk³ýˆ &phy-reseta=usb-phy@348ùH5_ûphyclk³ý‹ &phy-reseta>watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O2okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹Ÿ5TÐ ûmclkhclkÔ[Ùtx ´6ƒdefault‘\À5 2disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰Ÿ ´55RÎûi2s_clki2s_hclkÔ[[Ùtxrxƒdefault‘]°Ë 2disabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áûaclkhclksclkapb_pclký® &crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ ûaclkifaceå 2disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ ûaclkifaceåò 2disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjûaclkhclksclk ^ ýilm &coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑûaclk_vopdclk_vophclk_vop ^ ýdef &axiahbdclk_2okayporta endpoint@0ù"`arendpoint@1ù"aaoendpoint@2ù"baiendpoint@3ù"caliommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ ûaclkiface ^ å2okaya_vop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òûaclk_vopdclk_vophclk_vop ^ ý°±² &axiahbdclkd2okayporta endpoint@0ù"easendpoint@1ù"fapendpoint@2ù"gajendpoint@3ù"hamiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ ûaclkiface ^ å2okayadmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ûrefpclk ^ À5 2disabledportsportendpoint@0ù"iabendpoint@1ù"jaglvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g ûpclk_lvdsƒlcdc‘k ^ À5 2disabledportsport@0ùendpoint@0ù"lacendpoint@1ù"mahdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icûdppclk»nÀdp ^ ýo&dpÀ5 2disabledportsport@0ùendpoint@0ù"oaaendpoint@1ù"pafhdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜íŸÀ5 ´g5hmnûiahbisfrcec ^ 2okay2qportsportendpoint@0ù"ra`endpoint@1ù"saevideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   vepuvdpu5ÐÜ ûaclkhclkt ^ iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ ûaclkifaceå ^ atiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ ûaclkifaceå 2disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ jobmmugpu5Àu ^ 2okay>va2opp-table-1operating-points-v2auopp-100000000tõá{~ðopp-200000000t ëÂ{~ðopp-300000000tá£{B@opp-400000000tׄ{Èàopp-600000000t#ÃF{Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª aXqos@ffaa0080rockchip,rk3288-qossysconùÿª€ aYqos@ffad0000rockchip,rk3288-qossysconùÿ­ aMqos@ffad0100rockchip,rk3288-qossysconùÿ­ aNqos@ffad0180rockchip,rk3288-qossysconùÿ­€ aOqos@ffad0400rockchip,rk3288-qossysconùÿ­ aPqos@ffad0480rockchip,rk3288-qossysconùÿ­€ aQqos@ffad0500rockchip,rk3288-qossysconùÿ­ aLqos@ffad0800rockchip,rk3288-qossysconùÿ­ aRqos@ffad0880rockchip,rk3288-qossysconùÿ­€ aSqos@ffad0900rockchip,rk3288-qossysconùÿ­ aTqos@ffae0000rockchip,rk3288-qossysconùÿ® aWqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ aUqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ aVdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´ú 5Á ûapb_pclka[efuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q ûpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400J_@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ apinctrlrockchip,rk3288-pinctrlÀ5à‰gpio@ff750000rockchip,gpio-bankùÿu ´Q5@p€J_aCgpio@ff780000rockchip,gpio-bankùÿx ´R5Ap€J_gpio@ff790000rockchip,gpio-bankùÿy ´S5Bp€J_gpio@ff7a0000rockchip,gpio-bankùÿz ´T5Cp€J_gpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5Dp€J_a<gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5Ep€J_gpio@ff7d0000rockchip,gpio-bankùÿ} ´W5Fp€J_gpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5Gp€J_a~gpio@ff7f0000rockchip,gpio-bankùÿ ´Y5Hp€J_a‚hdmihdmi-cec-c0Œwhdmi-cec-c7Œwhdmi-ddc Œwwhdmi-ddc-unwedge Œxwvcc50-hdmi-enŒ wapcfg-output-lowšaxpcfg-pull-up¥aypcfg-pull-down²azpcfg-pull-noneÁawpcfg-pull-none-12maÁÎ a{suspendglobal-pwroffŒwaEddrio-pwroffŒwddr0-retentionŒyddr1-retentionŒyedpedp-hpdŒ zi2c0i2c0-xfer ŒwwaBi2c1i2c1-xfer Œwwa%i2c2i2c2-xfer Œ w waGi2c3i2c3-xfer Œwwa&i2c4i2c4-xfer Œwwa'i2c5i2c5-xfer Œwwa(i2s0i2s0-bus`Œwwwwwwa]lcdclcdc-ctl@Œwwwwaksdmmcsdmmc-clkŒwa sdmmc-cmdŒyasdmmc-cdŒyasdmmc-bus1Œysdmmc-bus4@Œyyyyasdio0sdio0-bus1Œysdio0-bus4@Œyyyysdio0-cmdŒysdio0-clkŒwsdio0-cdŒysdio0-wpŒysdio0-pwrŒysdio0-bkpwrŒysdio0-intŒysdio1sdio1-bus1Œysdio1-bus4@Œyyyysdio1-cdŒysdio1-wpŒysdio1-bkpwrŒysdio1-intŒysdio1-cmdŒysdio1-clkŒwsdio1-pwrŒ yemmcemmc-clkŒwaemmc-cmdŒyaemmc-pwrŒ yaemmc-bus1Œyemmc-bus4@Œyyyyemmc-bus8€Œyyyyyyyyaspi0spi0-clkŒ yaspi0-cs0Œ yaspi0-txŒyaspi0-rxŒyaspi0-cs1Œyspi1spi1-clkŒ yaspi1-cs0Œ ya spi1-rxŒyaspi1-txŒyaspi2spi2-cs1Œyspi2-clkŒya!spi2-cs0Œya$spi2-rxŒya#spi2-txŒ ya"uart0uart0-xfer Œywa)uart0-ctsŒyuart0-rtsŒwuart1uart1-xfer Œy wa*uart1-ctsŒ yuart1-rtsŒ wuart2uart2-xfer Œywa+uart3uart3-xfer Œywa,uart3-ctsŒ yuart3-rtsŒ wuart4uart4-xfer Œywa-uart4-ctsŒ yuart4-rtsŒ wtsadcotp-pinŒ wa3otp-outŒ wa4pwm0pwm0-pinŒwaHpwm1pwm1-pinŒwaIpwm2pwm2-pinŒwaJpwm3pwm3-pinŒwaKgmacrgmii-pinsðŒwwww{{{{www {{wwa7rmii-pins Œwwwwwwwwwwphy-intŒ ya:phy-pmebŒya9phy-rstŒ|a8spdifspdif-txŒ wa\pcfg-output-highÝa|pmicpmic-intŒyaDusb_hostphy-pwr-enŒ |a?usb2-pwr-enŒ waƒusb_otgotg-vbus-drvŒ wa�chosené/serial@ff690000memoryù€ímemorydc12-vbatregulator-fixed Ûdc12_vbatê··.a}vboot-3v3regulator-fixed Ûvboot_3v3ê2Z 2Z .õ}vsys-regulatorregulator-fixedÛvcc_sysê8u 8u .õ}aFvboot-5vregulator-fixed Ûvboot_svêLK@LK@.õ}v3g-3v3regulator-fixedÛv3g_3v3ê2Z 2Z .õ}vsus-5vregulator-fixedÛvsus_5vêLK@LK@.õa€vcc50-hdmiregulator-fixed Ûvcc50_hdmi  ¤~ ƒdefault‘.õ€vusb1-5vregulator-fixed Ûvusb1_5v  ¤C ƒdefault‘�êLK@LK@õ€aAvusb2-5vregulator-fixed Ûvusb2_5v  ¤‚ ƒdefault‘ƒêLK@LK@.õ€external-gmac-clock fixed-clock³�sY@  ext_gmaca6 #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsdmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizevbus-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathvin-supplyenable-active-high