Ð þí½ˆ8±(( `°ðgoogle,veyron-tiger-rev8google,veyron-tiger-rev7google,veyron-tiger-rev6google,veyron-tiger-rev5google,veyron-tiger-rev4google,veyron-tiger-rev3google,veyron-tiger-rev2google,veyron-tiger-rev1google,veyron-tiger-rev0google,veyron-tigergoogle,veyronrockchip,rk3288& 7Google Tigeraliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbopp-table-0operating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ðopp-1608000000u_Ø"|Ö opp-1704000000ue�ú|™popp-1800000000ukIÒ|\Àreserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clock‘n6¡xin24m´b timerarm,armv7-timerÁ0´   ‘n6åtimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  üpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ 5ÈDrvübiuciuciu-driveciu-sample ´ ùÿ @ý€'reset 3disabledmmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ 5ÉEswübiuciuciu-driveciu-sample ´!ùÿ @ý�'reset3okay:DUbx ƒ‘default Ÿ©¶ÃÐÞêbtmrvl@2marvell,sd8897-btù&´÷ ‘defaultŸmmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ 5ÊFtxübiuciuciu-driveciu-sample ´"ùÿ@ý‚'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ 5ËGuyübiuciuciu-driveciu-sample ´#ùÿ@ýƒ'reset3okay: ž:Exƒ‘default Ÿsaradc@ff100000rockchip,saradcùÿ ´$T5I[üsaradcapb_pclkýW 'saradc-apb 3disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARüspiclkapb_pclkf  ktxrx ´,‘defaultŸùÿ 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSüspiclkapb_pclkf ktxrx ´-‘defaultŸ !ùÿ 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTüspiclkapb_pclkfktxrx ´.‘defaultŸ"#$%ùÿ3okayu flash@0jedec,spi-norˆúð€ùi2c@ff140000rockchip,rk3288-i2cùÿ ´>üi2c5M‘defaultŸ&3okay‘€š2²dtpm@20infineon,slb9645ttù Éi2c@ff150000rockchip,rk3288-i2cùÿ ´?üi2c5O‘defaultŸ'3okay‘€š2²,touchscreen@10elan,ekth3500ù&(´‘defaultŸ)* á(í+ú+i2c@ff160000rockchip,rk3288-i2cùÿ ´@üi2c5P‘defaultŸ,3okay‘€š2²,ts3a227e@3b ti,ts3a227eù;&-´‘defaultŸ.b¢i2c@ff170000rockchip,rk3288-i2cùÿ ´Aüi2c5Q‘defaultŸ/ 3disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7 *5MUübaudclkapb_pclkfktxrx‘default Ÿ0123okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8 *5NVübaudclkapb_pclkfktxrx‘defaultŸ33okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9 *5OWübaudclkapb_pclk‘defaultŸ43okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´: *5PXübaudclkapb_pclkfktxrx‘defaultŸ5 3disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´; *5QYübaudclkapb_pclkf  ktxrx‘defaultŸ6 3disableddma-controller@ff250000arm,pl330arm,primecellùÿ%@´7B]5 üapb_pclkbthermal-zonesreserve-thermalt芈˜7cpu-thermaltdŠˆ˜7tripscpu_alert0¨p´Ðôpassiveb8cpu_alert1¨$ø´Ðôpassiveb9cpu_crit¨† ´Ð ôcriticalcooling-mapsmap0¿80Äÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1¿90Äÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermaltdŠˆ˜7tripsgpu_alert0¨4´Ðôpassiveb:gpu_crit¨† ´Ð ôcriticalcooling-mapsmap0¿: Ä;ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZütsadcapb_pclkýŸ 'tsadc-apb‘initdefaultsleepŸ<Ó=Ý<çý> èH3okay!8b7ethernet@ff290000rockchip,rk3288-gmacùÿ)´Smacirqeth_wake_irqý>85—fgc˜Ä]Müstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB 'stmmaceth3okayc—s?Šinput—@¢rgmii«A‘defaultŸBCDE¶¿0 ÈØ î'u0mdio0snps,dwmac-mdioethernet-phy@1ùb@usb@ff500000 generic-ehciùÿP ´5ÂFusb3okayusb@ff520000 generic-ohciùÿR ´)5ÂFusb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5Ãüotg(hostG usb2-phy03okayGusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áüotg(host^p€€@@ H usb2-phy3okayczsHGusb@ff5c0000 generic-ehciùÿ\ ´5Ä 3disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´7B]5Á üapb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<üi2c5L‘defaultŸI3okay‘€š2²dpmic@1brockchip,rk808ù¡xin32kwifibt_32kin&-´‘default ŸJKLŽ´¯»ÇÓßë÷+*M M4Nb˜regulatorsDCDC_REG1Avdd_armPdv q°Ž ¦qb regulator-state-mem»DCDC_REG2Avdd_gpuPdv 5ŽÐ¦qb„regulator-state-mem»DCDC_REG3 Avcc135_ddrPdregulator-state-memÔDCDC_REG4Avcc_18Pdvw@Žw@bregulator-state-memÔìw@LDO_REG3Avdd_10PdvB@ŽB@regulator-state-memÔìB@LDO_REG7 Avdd10_lcdPdvB@ŽB@regulator-state-mem»SWITCH_REG1 Avcc33_lcdPdbdregulator-state-mem»LDO_REG6 Avcc18_codecPdvw@Žw@beregulator-state-mem»LDO_REG2Pdvw@Žw@ Avdd18_lcdtregulator-state-mem»LDO_REG8Pdv2Z Ž2Z  Avcc33_ccdregulator-state-mem»SWITCH_REG2 Avcc33_lanbAi2c@ff660000rockchip,rk3288-i2cùÿf ´=üi2c5N‘defaultŸO3okay‘† š2² max98090@10maxim,max98090ù&P´ümclk5q‘defaultŸQb¡pwm@ff680000rockchip,rk3288-pwmùÿh‘defaultŸR5_3okayb«pwm@ff680010rockchip,rk3288-pwmùÿh‘defaultŸS5_3okayb�pwm@ff680020rockchip,rk3288-pwmùÿh ‘defaultŸT5_ 3disabledpwm@ff680030rockchip,rk3288-pwmùÿh0‘defaultŸU5_ 3disabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controllerchs bipower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$'VWXYZ[\]^power-domain@11ù 5Ïop'_`power-domain@12ù 5ÐÜ'apower-domain@13ù 5À'bcreboot-modesyscon-reboot-mode.”5RBÃARBÃORBà _RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 üxin24mý>´kHcÑÝjÒÞk$x#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀbsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwb>edp-phyrockchip,rk3288-dp-phy5hü24m�3okaybyio-domains"rockchip,rk3288-io-voltage-domain3okay˜+¢­»+Ë+Ùdåñeusbphyrockchip,rk3288-usb-phy3okayusb-phy@320�ù 5]üphyclk´ý… 'phy-resetbHusb-phy@334�ù45^üphyclk´ýˆ 'phy-resetbFusb-phy@348�ùH5_üphyclk´ý‹ 'phy-resetbGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O3okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹þ5TÐ ümclkhclkffktx ´6‘defaultŸgý> 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰þ ´55RÎüi2s_clki2s_hclkfffktxrx‘defaultŸh  *3okayb crypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áüaclkhclksclkapb_pclký® 'crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ üaclkiface D 3disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ üaclkiface D Q 3disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjüaclkhclksclk li ýilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑüaclk_vopdclk_vophclk_vop li ýdef 'axiahbdclk zj3okayportb endpoint@0ù �kb€endpoint@1ù �lb{endpoint@2ù �mbtendpoint@3ù �nbwiommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ üaclkiface li  D3okaybjvop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òüaclk_vopdclk_vophclk_vop li ý°±² 'axiahbdclk zo3okayportb endpoint@0ù �pb�endpoint@1ù �qb|endpoint@2ù �rbuendpoint@3ù �sbxiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ üaclkiface li  D3okaybomipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ürefpclk li ý> 3disabledportsportendpoint@0ù �tbmendpoint@1ù �ubrlvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g üpclk_lvds‘lcdcŸv li ý> 3disabledportsport@0ùendpoint@0ù �wbnendpoint@1ù �xbsdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icüdppclkydp li ýo'dpý>3okay‘defaultŸzportsport@0ùendpoint@0ù �{blendpoint@1ù �|bqport@1ùendpoint@0ù �}b¯hdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜*þý> ´g5hmnüiahbisfrcec li 3okay‘defaultunwedgeŸ~Ób£portsportendpoint@0ù �€bkendpoint@1ù ��bpvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   Svepuvdpu5ÐÜ üaclkhclk z‚ li iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ üaclkiface D li b‚iommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ üaclkiface D 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ Sjobmmugpu5Àƒ li 3okay ‘„b;opp-table-1operating-points-v2bƒopp-100000000uõá|~ðopp-200000000u ëÂ|~ðopp-300000000uá£|B@opp-400000000uׄ|Èàopp-600000000u#ÃF|Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª bbqos@ffaa0080rockchip,rk3288-qossysconùÿª€ bcqos@ffad0000rockchip,rk3288-qossysconùÿ­ bWqos@ffad0100rockchip,rk3288-qossysconùÿ­ bXqos@ffad0180rockchip,rk3288-qossysconùÿ­€ bYqos@ffad0400rockchip,rk3288-qossysconùÿ­ bZqos@ffad0480rockchip,rk3288-qossysconùÿ­€ b[qos@ffad0500rockchip,rk3288-qossysconùÿ­ bVqos@ffad0800rockchip,rk3288-qossysconùÿ­ b\qos@ffad0880rockchip,rk3288-qossysconùÿ­€ b]qos@ffad0900rockchip,rk3288-qossysconùÿ­ b^qos@ffae0000rockchip,rk3288-qossysconùÿ® baqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ b_qos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ b`dma-controller@ffb20000arm,pl330arm,primecellùÿ²@´7B]5Á üapb_pclkbfefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q üpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400 � ²@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ bpinctrlrockchip,rk3288-pinctrlý>àŠ‘defaultsleepŸ…†‡ˆ‰Š‹Ó…†‡ˆ‰Œ�gpio@ff750000rockchip,gpio-bankùÿu ´Q5@ Ã Ó � ²á ßPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LHUB_USB1_nFALUTPHY_PMEBPHY_INTRECOVERY_SW_LOTP_OUTUSB_OTG_POWER_ENAP_WARM_RESET_HUSB_OTG_nFALUTI2C0_SDA_PMICI2C0_SCL_PMICDEVMODE_LUSB_INTb-gpio@ff780000rockchip,gpio-bankùÿx ´R5A Ã Ó � ²gpio@ff790000rockchip,gpio-bankùÿy ´S5B Ã Ó � ²i ßCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TPb(gpio@ff7a0000rockchip,gpio-bankùÿz ´T5C Ã Ó � ²Û ßFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7VCC5V_GOOD_HFLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOPHY_TXD2PHY_TXD3MAC_RXD2MAC_RXD3PHY_TXD0PHY_TXD1MAC_RXD0MAC_RXD1gpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5D Ã Ó � ²þ ßMAC_MDCMAC_RXDVMAC_RXERMAC_CLKPHY_TXENMAC_MDIOMAC_RXCLKPHY_RSTPHY_TXCLKUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEbgpio@ff7c0000rockchip,gpio-bankùÿ| ´V5E Ã Ó � ²… ßUSB_OTG_CTL1HUB_USB2_CTL1HUB_USB2_PWR_ENHUB_USB_ILIM_SELUSB_OTG_STATUS_LHUB_USB1_CTL1HUB_USB1_PWR_ENVCC50_HDMI_ENb›gpio@ff7d0000rockchip,gpio-bankùÿ} ´W5F Ã Ó � ²’ ßI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETHUB_USB2_nFALUTUSB_OTG_ILIM_SELbPgpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5G Ã Ó � ²½ ßLCD_BL_PWMPWM_LOGBL_ENPWR_LED1TPM_INT_HSPK_ONAP_FLASH_WP_LCPU_NMIDVSOKEDP_HPDDVS1LCD_ENDVS2HDMI_CECI2C4_SDAI2C4_SCLI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDbMgpio@ff7f0000rockchip,gpio-bankùÿ ´Y5H Ã Ó � ²^ ßRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ïŽhdmi-cec-c7 ïŽhdmi-ddc b~hdmi-ddc-unwedge ï�Žbvcc50-hdmi-en ïŽbœpcfg-output-low ýb�pcfg-pull-up b�pcfg-pull-down b‘pcfg-pull-none $bŽpcfg-pull-none-12ma $ 1 b”suspendglobal-pwroff ïŽb‡ddrio-pwroff ïŽb†ddr0-retention ï�b…ddr1-retention ï�edpedp-hpd ï ‘bzi2c0i2c0-xfer bIi2c1i2c1-xfer b&i2c2i2c2-xfer ï Ž ŽbOi2c3i2c3-xfer b'i2c4i2c4-xfer b,i2c5i2c5-xfer b/i2s0i2s0-bus` ïŽŽŽŽŽŽbhlcdclcdc-ctl@ ïŽŽŽŽbvsdmmcsdmmc-clk ïŽsdmmc-cmd ï�sdmmc-cd ï�sdmmc-bus1 ï�sdmmc-bus4@ ï����sdio0sdio0-bus1 ï�sdio0-bus4@ ï’’’’bsdio0-cmd ï’bsdio0-clk ï’bsdio0-cd ï�sdio0-wp ï�sdio0-pwr ï�sdio0-bkpwr ï�sdio0-int ï�wifienable-h ïŽb™bt-enable-l ïŽbt-host-wake ï‘bt-host-wake-l ïŽbbt-dev-wake-sleep ï�bŒbt-dev-wake-awake ï“bŠbt-dev-wake ïŽsdio1sdio1-bus1 ï�sdio1-bus4@ ï����sdio1-cd ï�sdio1-wp ï�sdio1-bkpwr ï�sdio1-int ï�sdio1-cmd ï�sdio1-clk ïŽsdio1-pwr ï �emmcemmc-clk ï’bemmc-cmd ï’bemmc-pwr ï �emmc-bus1 ï�emmc-bus4@ ï����emmc-bus8€ ï’’’’’’’’bemmc-reset ï Žb—spi0spi0-clk ï �bspi0-cs0 ï �bspi0-tx ï�bspi0-rx ï�bspi0-cs1 ï�spi1spi1-clk ï �bspi1-cs0 ï �b!spi1-rx ï�b spi1-tx ï�bspi2spi2-cs1 ï�spi2-clk ï�b"spi2-cs0 ï�b%spi2-rx ï�b$spi2-tx ï �b#uart0uart0-xfer ï�Žb0uart0-cts ï�b1uart0-rts ïŽb2uart1uart1-xfer ï� Žb3uart1-cts ï �uart1-rts ï Žuart2uart2-xfer ï�Žb4uart3uart3-xfer ï�Žb5uart3-cts ï �uart3-rts ï Žuart4uart4-xfer ï�Žb6uart4-cts ï �uart4-rts ï Žtsadcotp-pin ï Žb<otp-out ï Žb=pwm0pwm0-pin ïŽbRpwm1pwm1-pin ïŽbSpwm2pwm2-pin ïŽbTpwm3pwm3-pin ïŽbUgmacrgmii-pinsð ïŽŽŽŽ””””ŽŽŽ ””ŽŽbBrmii-pins  ïŽŽŽŽŽŽŽŽŽŽphy-rst ï“bCphy-pmeb ï�bDphy-int ï�bEspdifspdif-tx ï Žbgpcfg-pull-none-drv-8ma $ 1b’pcfg-pull-up-drv-8ma  1pcfg-output-high @b“buttonspwr-key-l ï�b•pmicpmic-int-l ï�bJdvs-1 ï ‘bKdvs-2 ï‘bLrebootap-warm-reset-h ï Žb–recovery-switchrec-mode-l ï �tpmtpm-int-h ïŽwrite-protectfw-wp-ap ïŽcodechp-det ï�bŸint-codec ï‘bQmic-det ï �bžheadsetts3a227e-int-l ï�b.buck-5vdrv-5v ïŽbšledspwr-led1-on ï�b‹pwr-led1-blink ï“b�usb-bc12usb-otg-ilim-sel ï�bˆusb-usb-ilim-sel ï�b‰usb-hosthub_usb1_pwr_en ïŽb¤hub_usb2_pwr_en ïŽb¥usb_otg_pwr_en ï Žb¦backlightbl_pwr_en ï Žb§bl-en ïŽbªlcdlcd-en ïŽb©touchscreentouch-int ïŽb)touch-rst ïŽb*chosen Lserial2:115200n8memoryímemoryù€power-button gpio-keys‘defaultŸ•key-power XPower ç- ^t idgpio-restart gpio-restart ç- ‘defaultŸ– {Èemmc-pwrseqmmc-pwrseq-emmcŸ—‘default á( bsdio-pwrseqmmc-pwrseq-simple5˜ üext_clock‘defaultŸ™ áb vcc-5vregulator-fixedAvcc_5vPdvLK@ŽLK@ „ ÓM‘defaultŸšbNvcc33-sysregulator-fixed Avcc33_sysPdv2Z Ž2Z bvcc50-hdmiregulator-fixed Avcc50_hdmiPd —N „ Ó›‘defaultŸœvdd-logicpwm-regulator Avdd_logic ¢�Ê § ²{ Æ”Pdv~ðŽ™p¦ sound!rockchip,rockchip-audio-max98090‘defaultŸžŸ ÙVEYRON-I2S è  ¡ P +P  B¢ Y£vccsysregulator-fixedAvccsysdPb¨vcc33-ioregulator-fixedPd Avcc33_iob+vcc5-host1-regulatorregulator-fixed „ Ó›‘defaultŸ¤ Avcc5_host1Pdvcc5-host2-regulatorregulator-fixed „ Ó›‘defaultŸ¥ Avcc5_host2Pdvcc5v-otg-regulatorregulator-fixed „ Ó- ‘defaultŸ¦ Avcc5_otgPdexternal-gmac-clock fixed-clock´‘sY@ ¡ext_gmacb?backlight-regulatorregulator-fixed „ Ó( ‘defaultŸ§Abacklight_regulator —¨ m:˜b¬panel-regulatorregulator-fixed „ ÓM‘defaultŸ©Apanel_regulator —b­backlightpwm-backlight ~ÿ �ü §€ ÀM‘defaultŸª ¢«B@ Í  â  ó¬b®panelauo,b101ean013okay ó­ ®panel-timing‘ù@«    +  5  = J Vportsportendpoint �¯b} #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymarvell,wakeup-pincap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplywakeup-sourceti,micbiasreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-modephy-supplyrx_delaytx_delaysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityenable-active-highvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-len