Ð þíÁ%8³ð( 5³¸google,veyron-speedy-rev9google,veyron-speedy-rev8google,veyron-speedy-rev7google,veyron-speedy-rev6google,veyron-speedy-rev5google,veyron-speedy-rev4google,veyron-speedy-rev3google,veyron-speedy-rev2google,veyron-speedygoogle,veyronrockchip,rk3288&7Google Speedyaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0º—˜™šÅcpusØrockchip,rk3066-smpæcpu@500ócpuarm,cortex-a12ÿ -œ@;Br\ hcpu@501ócpuarm,cortex-a12ÿ -œ@;Brhcpu@502ócpuarm,cortex-a12ÿ -œ@;Brhcpu@503ócpuarm,cortex-a12ÿ -œ@;Brhopp-table-0operating-points-v2phopp-126000000{‚›€‚ » opp-216000000{ ßæ‚ » opp-408000000{Q–‚ » opp-600000000{#ÃF‚ » opp-696000000{)|‚~ðopp-816000000{0£,‚B@opp-1008000000{<Ü‚�opp-1200000000{G†Œ‚Èàopp-1416000000{Tfr‚O€opp-1512000000{ZJ‚Ðopp-1608000000{_Ø"‚Ö opp-1704000000{e�ú‚™popp-1800000000{kIÒ‚\Àreserved-memory�dma-unusable@fe000000ÿþoscillator fixed-clock—n6§xin24mºh timerarm,armv7-timerÇ0º   —n6ëtimer@ff810000rockchip,rk3288-timerÿÿ�  ºH ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ ;ÈDrvbiuciuciu-driveciu-sample" º ÿÿ @€-reset9okay@J\mÈ  ˆZ¦³ÀÍÛçôÿdefault mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ ;ÉEswbiuciuciu-driveciu-sample" º!ÿÿ @�-reset9okay@\$:Eÿdefault  ¦³ÀÍÛçmmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ ;ÊFtxbiuciuciu-driveciu-sample" º"ÿÿ@‚-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ ;ËGuybiuciuciu-driveciu-sample" º#ÿÿ@ƒ-reset9okay@JˆžôS:Eÿdefault  saradc@ff100000rockchip,saradcÿÿ º$b;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclkt  ytxrx º,ÿdefault !"#ÿÿ9okayec@0google,cros-ec-spiÿƒ& ºÿdefault $ -ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnel²sbs-battery@bsbs,sbs-batteryÿ ÄØkeyboard-controllergoogle,cros-ec-keybíý D*;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclkt ytxrx º-ÿdefault %&'(ÿÿ 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclktytxrx º.ÿdefault )*+,ÿÿ9okay7 flash@0jedec,spi-nor úð€ÿi2c@ff140000rockchip,rk3288-i2cÿÿ º>i2c;Mÿdefault -9okay—€J2bdtpm@20infineon,slb9645ttÿ yi2c@ff150000rockchip,rk3288-i2cÿÿ º?i2c;Oÿdefault . 9disabledi2c@ff160000rockchip,rk3288-i2cÿÿ º@i2c;Pÿdefault /9okay—€J2b,ts3a227e@3b ti,ts3a227eÿ;&0ºÿdefault 1‘hžtrackpad@15elan,ekth3000ÿ& ºÿdefault 2œ3§i2c@ff170000rockchip,rk3288-i2cÿÿ ºAi2c;Qÿdefault 4 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º7µ¿;MUbaudclkapb_pclktytxrxÿdefault  5679okaybluetoothÿdefault  89:brcm,bcm43540-bt Ì; Þ; í;-ÆÀ serial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º8µ¿;NVbaudclkapb_pclktytxrxÿdefault <9okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿi º9µ¿;OWbaudclkapb_pclkÿdefault =9okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º:µ¿;PXbaudclkapb_pclktytxrxÿdefault > 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º;µ¿;QYbaudclkapb_pclkt  ytxrxÿdefault ? 9disableddma-controller@ff250000arm,pl330arm,primecellÿÿ%@º"-H; apb_pclkhthermal-zonesreserve-thermal_èuˆƒ@cpu-thermal_duˆƒ@tripscpu_alert0“ýèŸÐúpassivehAcpu_alert1“pŸÐúpassivehBcpu_crit“_�ŸÐ úcriticalcooling-mapsmap0ªA0¯ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1ªB0¯ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal_duˆƒ@tripsgpu_alert0“8€ŸÐúpassivehCgpu_crit“_�ŸÐ úcriticalcooling-mapsmap0ªC ¯Dÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿÿ( º%;HZtsadcapb_pclkŸ -tsadc-apbÿinitdefaultsleep E¾FÈEÒèGõèH9okay #h@ethernet@ff290000rockchip,rk3288-gmacÿÿ)º>macirqeth_wake_irqèG8;—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehciÿÿP º;ÂNHSusb9okay]usb@ff520000 generic-ohciÿÿR º);ÂNHSusb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿT º;ÃotgshostNI Susb2-phy{9okay’usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿX º;Áotgshost©»Ê€€@@ NJ Susb2-phy9okayÙzéJ’usb@ff5c0000 generic-ehciÿÿ\ º;Ä 9disableddma-controller@ff600000arm,pl330arm,primecellÿÿ`@º"-H;Á apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2cÿÿe º<i2c;Lÿdefault K9okay—€J2bdpmic@1brockchip,rk808ÿ§xin32kwifibt_32kin&0ºÿdefault L§º!-9EQM]iu‚3�œM¨Mh“regulatorsDCDC_REG1µvdd_armÄØê q° qh regulator-state-mem/DCDC_REG2µvdd_gpuÄØê 5Ðqh‚regulator-state-mem/DCDC_REG3 µvcc135_ddrÄØregulator-state-memHDCDC_REG4µvcc_18ÄØêw@w@hregulator-state-memH`w@LDO_REG1 µvcc33_ioÄØê2Z 2Z h3regulator-state-memH`2Z LDO_REG3µvdd_10ÄØêB@B@regulator-state-memH`B@LDO_REG7µvdd10_lcd_pwren_hÄØê&% &% regulator-state-mem/SWITCH_REG1 µvcc33_lcdÄØhcregulator-state-mem/LDO_REG6 µvcc18_codecÄØêw@w@hdregulator-state-mem/LDO_REG4 µvccio_sdêw@2Z hregulator-state-mem/LDO_REG5 µvcc33_sdê2Z 2Z hregulator-state-mem/LDO_REG8 µvcc33_ccdÄØê2Z 2Z regulator-state-mem/i2c@ff660000rockchip,rk3288-i2cÿÿf º=i2c;Nÿdefault N9okay—† J2b max98090@10maxim,max98090ÿ&Oºmclk;qÿdefault Ph�pwm@ff680000rockchip,rk3288-pwmÿÿh|ÿdefault Q;_9okayh¤pwm@ff680010rockchip,rk3288-pwmÿÿh|ÿdefault R;_9okayh™pwm@ff680020rockchip,rk3288-pwmÿÿh |ÿdefault S;_ 9disabledpwm@ff680030rockchip,rk3288-pwmÿÿh0|ÿdefault T;_ 9disabledsram@ff700000 mmio-sramÿÿp€�ÿp€smp-sram@0rockchip,rk3066-smp-sramÿsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿÿshpower-controller!rockchip,rk3288-power-controller‡Ùhé hhpower-domain@9ÿ È;ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$›UVWXYZ[\]‡power-domain@11ÿ ;Ïop›^_‡power-domain@12ÿ ;ÐÜ›`‡power-domain@13ÿ ;À›ab‡reboot-modesyscon-reboot-mode¢”©RBõRBÃÃRBà ÓRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿÿtclock-controller@ff760000rockchip,rk3288-cruÿÿv; xin24mèGºßHÙÑÝjÒÞk$ì#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀhsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿÿwhGedp-phyrockchip,rk3288-dp-phy;h24m 9okayhxio-domains"rockchip,rk3288-io-voltage-domain9okay 3  ! /3 ?3 Mc Y ed rusbphyrockchip,rk3288-usb-phy9okayusb-phy@320 ÿ ;]phyclkº… -phy-resethJusb-phy@334 ÿ4;^phyclkºˆ -phy-resethHusb-phy@348 ÿH;_phyclkº‹ -phy-resethIwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿÿ€;p ºO9okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿÿ‹ €;TÐ mclkhclkteytx º6ÿdefault fèG 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿÿ‰ € º5;RÎi2s_clki2s_hclkteeytxrxÿdefault g ‘ ¬9okayhœcrypto@ff8a0000rockchip,rk3288-cryptoÿÿŠ@ º0 ;ÇÍ}Áaclkhclksclkapb_pclk® -crypto-rstiommu@ff900800rockchip,iommuÿÿ�@ º;ÊÔ aclkiface Æ 9disablediommu@ff914000rockchip,iommu ÿÿ‘@ÿ‘P º;ÍÕ aclkiface Æ Ó 9disabledrga@ff920000rockchip,rk3288-rgaÿÿ’€ º;ÈÖjaclkhclksclk îh ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ÿÿ“œÿ“ º;žÑaclk_vopdclk_vophclk_vop îh def -axiahbdclk üi9okayporth endpoint@0ÿ jh~endpoint@1ÿ khyendpoint@2ÿ lhsendpoint@3ÿ mhviommu@ff930300rockchip,iommuÿÿ“ º;ÅÑ aclkiface îh  Æ9okayhivop@ff940000rockchip,rk3288-vop ÿÿ”œÿ” º;Æ¿Òaclk_vopdclk_vophclk_vop îh °±² -axiahbdclk ün9okayporth endpoint@0ÿ ohendpoint@1ÿ phzendpoint@2ÿ qhtendpoint@3ÿ rhwiommu@ff940300rockchip,iommuÿÿ” º;ÆÒ aclkiface îh  Æ9okayhnmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿÿ–@ º;~d refpclk îh èG 9disabledportsportendpoint@0ÿ shlendpoint@1ÿ thqlvds@ff96c000rockchip,rk3288-lvdsÿÿ–À@;g pclk_lvdsÿlcdc u îh èG 9disabledportsport@0ÿendpoint@0ÿ vhmendpoint@1ÿ whrdp@ff970000rockchip,rk3288-dpÿÿ—@ ºb;icdppclkNxSdp îh o-dpèG9okay portsport@0ÿendpoint@0ÿ yhkendpoint@1ÿ zhpport@1ÿendpoint@0ÿ {h¨hdmi@ff980000rockchip,rk3288-dw-hdmiÿÿ˜¿ €èG ºg;hmniahbisfrcec îh 9okayÿdefaultunwedge |¾}hŸportsportendpoint@0ÿ ~hjendpoint@1ÿ hovideo-codec@ff9a0000rockchip,rk3288-vpuÿÿšº   >vepuvdpu;ÐÜ aclkhclk ü€ îh iommu@ff9a0800rockchip,iommuÿÿš º ;ÐÜ aclkiface Æ îh h€iommu@ff9c0440rockchip,iommu ÿÿœ@@ÿœ€@ ºo;ÏÛ aclkiface Æ 9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿÿ£$º >jobmmugpu;À � îh 9okay ‚hDopp-table-1operating-points-v2h�opp-100000000{õá‚~ðopp-200000000{ ë‚~ðopp-300000000{ᣂB@opp-400000000{ׄ‚Èàopp-600000000{#ÃF‚Ðqos@ffaa0000rockchip,rk3288-qossysconÿÿª haqos@ffaa0080rockchip,rk3288-qossysconÿÿª€ hbqos@ffad0000rockchip,rk3288-qossysconÿÿ­ hVqos@ffad0100rockchip,rk3288-qossysconÿÿ­ hWqos@ffad0180rockchip,rk3288-qossysconÿÿ­€ hXqos@ffad0400rockchip,rk3288-qossysconÿÿ­ hYqos@ffad0480rockchip,rk3288-qossysconÿÿ­€ hZqos@ffad0500rockchip,rk3288-qossysconÿÿ­ hUqos@ffad0800rockchip,rk3288-qossysconÿÿ­ h[qos@ffad0880rockchip,rk3288-qossysconÿÿ­€ h\qos@ffad0900rockchip,rk3288-qossysconÿÿ­ h]qos@ffae0000rockchip,rk3288-qossysconÿÿ® h`qos@ffaf0000rockchip,rk3288-qossysconÿÿ¯ h^qos@ffaf0080rockchip,rk3288-qossysconÿÿ¯€ h_dma-controller@ffb20000arm,pl330arm,primecellÿÿ²@º"-H;Á apb_pclkheefuse@ffb40000rockchip,rk3288-efuseÿÿ´ ;q pclk_efusecpu-id@7ÿcpu_leakage@17ÿinterrupt-controller@ffc01000 arm,gic-400 ) >@ÿÿÀÿÀ ÿÀ@ ÿÀ`  º hpinctrlrockchip,rk3288-pinctrlèGæ�ÿdefaultsleep ƒ„…†¾ƒ„…‡gpio@ff750000rockchip,gpio-bankÿÿu ºQ;@ O _ ) >ç kPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh0gpio@ff780000rockchip,gpio-bankÿÿx ºR;A O _ ) >gpio@ff790000rockchip,gpio-bankÿÿy ºS;B O _ ) >Z kCONFIG0CONFIG1CONFIG2CONFIG3PWRLIMIT#_CPUEMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENh’gpio@ff7a0000rockchip,gpio-bankÿÿz ºT;C O _ ) >‚ kFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bankÿÿ{ ºU;D O _ ) >³ kUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEh;gpio@ff7c0000rockchip,gpio-bankÿÿ| ºV;E O _ ) >A kSPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh—gpio@ff7d0000rockchip,gpio-bankÿÿ} ºW;F O _ ) >° kI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhOgpio@ff7e0000rockchip,gpio-bankÿÿ~ ºX;G O _ ) >ß kLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKEDP_HOTPLUGDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio@ff7f0000rockchip,gpio-bankÿÿ ºY;H O _ ) >^ kRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 {ˆhdmi-cec-c7 {ˆhdmi-ddc {ˆˆh|hdmi-ddc-unwedge {‰ˆh}vcc50-hdmi-en {ˆh˜pcfg-output-low ‰h‰pcfg-pull-up ”hŠpcfg-pull-down ¡hŒpcfg-pull-none °hˆpcfg-pull-none-12ma ° ½ hŽsuspendglobal-pwroff {ˆh…ddrio-pwroff {ˆh„ddr0-retention {Šhƒddr1-retention {Šsuspend-l-wake {‰h†suspend-l-sleep {‹h‡edpedp-hpd { Œi2c0i2c0-xfer {ˆˆhKi2c1i2c1-xfer {ˆˆh-i2c2i2c2-xfer { ˆ ˆhNi2c3i2c3-xfer {ˆˆh.i2c4i2c4-xfer {ˆˆh/i2c5i2c5-xfer {ˆˆh4i2s0i2s0-bus` {ˆˆˆˆˆˆhglcdclcdc-ctl@ {ˆˆˆˆhusdmmcsdmmc-clk {�hsdmmc-cmd {�hsdmmc-cd {Šsdmmc-bus1 {Šsdmmc-bus4@ {����hsdmmc-cd-disabled {ˆhsdmmc-cd-pin {ˆhsdio0sdio0-bus1 {Šsdio0-bus4@ {����hsdio0-cmd {�hsdio0-clk {�hsdio0-cd {Šsdio0-wp {Šsdio0-pwr {Šsdio0-bkpwr {Šsdio0-int {Šwifienable-h {ˆh”bt-enable-l {ˆh9bt-host-wake {Œbt-host-wake-l {ˆh8bt-dev-wake-sleep {‰bt-dev-wake-awake {‹bt-dev-wake {ˆh:sdio1sdio1-bus1 {Šsdio1-bus4@ {ŠŠŠŠsdio1-cd {Šsdio1-wp {Šsdio1-bkpwr {Šsdio1-int {Šsdio1-cmd {Šsdio1-clk {ˆsdio1-pwr { Šemmcemmc-clk {�hemmc-cmd {�hemmc-pwr { Šemmc-bus1 {Šemmc-bus4@ {ŠŠŠŠemmc-bus8€ {��������hemmc-reset { ˆh‘spi0spi0-clk { Šh spi0-cs0 { Šh#spi0-tx {Šh!spi0-rx {Šh"spi0-cs1 {Šspi1spi1-clk { Šh%spi1-cs0 { Šh(spi1-rx {Šh'spi1-tx {Šh&spi2spi2-cs1 {Šspi2-clk {Šh)spi2-cs0 {Šh,spi2-rx {Šh+spi2-tx { Šh*uart0uart0-xfer {Šˆh5uart0-cts {Šh6uart0-rts {ˆh7uart1uart1-xfer {Š ˆh<uart1-cts { Šuart1-rts { ˆuart2uart2-xfer {Šˆh=uart3uart3-xfer {Šˆh>uart3-cts { Šuart3-rts { ˆuart4uart4-xfer {Šˆh?uart4-cts { Šuart4-rts { ˆtsadcotp-pin { ˆhEotp-out { ˆhFpwm0pwm0-pin {ˆhQpwm1pwm1-pin {ˆhRpwm2pwm2-pin {ˆhSpwm3pwm3-pin {ˆhTgmacrgmii-pinsð {ˆˆˆˆŽŽŽŽˆˆˆ ŽŽˆˆrmii-pins  {ˆˆˆˆˆˆˆˆˆˆspdifspdif-tx { ˆhfpcfg-pull-none-drv-8ma ° ½h�pcfg-pull-up-drv-8ma ” ½pcfg-output-high Ìh‹buttonspwr-key-l {Šh�ap-lid-int-l {Šhªpmicpmic-int-l {ŠhLdvs-1 { Œdvs-2 {Œrebootap-warm-reset-h { ˆh�recovery-switchrec-mode-l { Štpmtpm-int-h {ˆwrite-protectfw-wp-ap {ˆcodechp-det {Šh›int-codec {ŒhPmic-det { Šhšheadsetts3a227e-int-l {Šh1backlightbl_pwr_en { ˆh bl-en {ˆh£lcdlcd-en {ˆh¡avdd-1v8-disp-en { ˆh¢chargerac-present-ap {Šh©cros-ecec-int {ˆh$trackpadtrackpad-int {Šh2usb-hosthost1-pwr-en { ˆh«usbotg-pwren-h { ˆh¬buck-5vdrv-5v {ˆh–chosen Øserial2:115200n8memoryómemoryÿ€power-button gpio-keysÿdefault �key-power äPower ‚0 êt õd§gpio-restart gpio-restart ‚0 ÿdefault � Èemmc-pwrseqmmc-pwrseq-emmc ‘ÿdefault ’ hsdio-pwrseqmmc-pwrseq-simple;“ ext_clockÿdefault ” ;hvcc-5vregulator-fixedµvcc_5vÄØêLK@LK@ • ' : ÿdefault –hMvcc33-sysregulator-fixed µvcc33_sysÄØê2Z 2Z  •hvcc50-hdmiregulator-fixed µvcc50_hdmiÄØ M ' :—ÿdefault ˜vdd-logicpwm-regulator µvdd_logic ?™Ê D O{ c”ÄØê~ð™p sound!rockchip,rockchip-audio-max98090ÿdefault š› vVEYRON-I2S …œ �� ²O ÈO  ßž öŸbacklight-regulatorregulator-fixed ' :’ ÿdefault  µbacklight_regulator  :˜h¥panel-regulatorregulator-fixed ' : ÿdefault ¡µpanel_regulator h¦vcc18-lcdregulator-fixed ' :’ ÿdefault ¢ µvcc18_lcdÄØ backlightpwm-backlight ÿ -ÿ D€ ] ÿdefault £ ?¤B@ j    �¥h§panelinnolux,n116bge9okay �¦ �§panel-timing—l÷ §V ¯ˆ ¼< È Ò ß ç ô   portsportendpoint ¨h{gpio-charger gpio-charger mains ‚0ÿdefault ©lid-switch gpio-keysÿdefault ªswitch-lid äLid ‚0§ ê $ õvccsysregulator-fixedµvccsysØÄh•vcc5-host1-regulatorregulator-fixed ' :0 ÿdefault « µvcc5_host1ÄØvcc5v-otg-regulatorregulator-fixed ' :0 ÿdefault ¬ µvcc5_host2ÄØ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type