Ð þíÅ68¸4( ·üµgoogle,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniealiases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0º—˜™šÅcpusØrockchip,rk3066-smpæcpu@500ócpuarm,cortex-a12ÿ -œ@;Br\ hcpu@501ócpuarm,cortex-a12ÿ -œ@;Brhcpu@502ócpuarm,cortex-a12ÿ -œ@;Brhcpu@503ócpuarm,cortex-a12ÿ -œ@;Brhopp-table-0operating-points-v2phopp-126000000{‚›€‚ » opp-216000000{ ßæ‚ » opp-408000000{Q–‚ » opp-600000000{#ÃF‚ » opp-696000000{)|‚~ðopp-816000000{0£,‚B@opp-1008000000{<Ü‚�opp-1200000000{G†Œ‚Èàopp-1416000000{Tfr‚O€opp-1512000000{ZJ‚Ðopp-1608000000{_Ø"‚Ö opp-1704000000{e�ú‚™popp-1800000000{kIÒ‚\Àreserved-memory�dma-unusable@fe000000ÿþoscillator fixed-clock—n6§xin24mºh timerarm,armv7-timerÇ0º   —n6ëtimer@ff810000rockchip,rk3288-timerÿÿ�  ºH ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ ;ÈDrvbiuciuciu-driveciu-sample" º ÿÿ @€-reset9okay@J\mÈ  ˆZ¦³ÀÍÛçôÿdefault mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ ;ÉEswbiuciuciu-driveciu-sample" º!ÿÿ @�-reset9okay@\$:Eÿdefault  ¦³ÀÍÛçmmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ ;ÊFtxbiuciuciu-driveciu-sample" º"ÿÿ@‚-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ ;ËGuybiuciuciu-driveciu-sample" º#ÿÿ@ƒ-reset9okay@JˆžôS:Eÿdefault  saradc@ff100000rockchip,saradcÿÿ º$b;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclkt  ytxrx º,ÿdefault !"#ÿÿ9okayec@0google,cros-ec-spiÿƒ& ºÿdefault $ -ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnel²bq27500@55 ti,bq27500ÿUkeyboard-controllergoogle,cros-ec-keybÄÔ çD;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclkt ytxrx º-ÿdefault %&'(ÿÿ 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclktytxrx º.ÿdefault )*+,ÿÿ9okay flash@0jedec,spi-nor úð€ÿi2c@ff140000rockchip,rk3288-i2cÿÿ º>i2c;Mÿdefault -9okay—€!29dtpm@20infineon,slb9645ttÿ Pi2c@ff150000rockchip,rk3288-i2cÿÿ º?i2c;Oÿdefault .9okay—€!29,touchscreen@10elan,ekth3500ÿ&/ºÿdefault 01 h/t2�2i2c@ff160000rockchip,rk3288-i2cÿÿ º@i2c;Pÿdefault 39okay—€!29,ts3a227e@3b ti,ts3a227eÿ;&4ºÿdefault 5Žh¤trackpad@15elan,ekth3000ÿ& ºÿdefault 6™7¤i2c@ff170000rockchip,rk3288-i2cÿÿ ºAi2c;Qÿdefault 8 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º7²¼;MUbaudclkapb_pclktytxrxÿdefault  9:;9okaybluetoothÿdefault  <=>brcm,bcm43540-bt É? Û? ê?þ-ÆÀserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º8²¼;NVbaudclkapb_pclktytxrxÿdefault @9okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿi º9²¼;OWbaudclkapb_pclkÿdefault A9okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º:²¼;PXbaudclkapb_pclktytxrxÿdefault B 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º;²¼;QYbaudclkapb_pclkt  ytxrxÿdefault C 9disableddma-controller@ff250000arm,pl330arm,primecellÿÿ%@º*E; apb_pclkhthermal-zonesreserve-thermal\èrˆ€Dcpu-thermal\drˆ€Dtripscpu_alert0�pœÐúpassivehEcpu_alert1�$øœÐúpassivehFcpu_crit�† œÐ úcriticalcooling-mapsmap0§E0¬ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1§F0¬ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal\drˆ€Dtripsgpu_alert0�4œÐúpassivehGgpu_crit�† œÐ úcriticalcooling-mapsmap0§G ¬Hÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿÿ( º%;HZtsadcapb_pclkŸ -tsadc-apbÿinitdefaultsleep I»JÅIÏåKòèH9okay  hDethernet@ff290000rockchip,rk3288-gmacÿÿ)º;macirqeth_wake_irqåK8;—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehciÿÿP º;ÂKLPusb9okayZusb@ff520000 generic-ohciÿÿR º);ÂKLPusb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿT º;ÃotgphostKM Pusb2-phyx9okay�usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿX º;Áotgphost¦¸Ç€€@@ KN Pusb2-phy9okayÖzæN�usb@ff5c0000 generic-ehciÿÿ\ º;Ä 9disableddma-controller@ff600000arm,pl330arm,primecellÿÿ`@º*E;Á apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2cÿÿe º<i2c;Lÿdefault O9okay—€!29dpmic@1brockchip,rk808ÿ§xin32kwifibt_32kin&4ºÿdefault  PQRý¤º*6BNSZfr7Œ™S¥Sh™regulatorsDCDC_REG1²vdd_armÁÕç q°ÿ qh regulator-state-mem,DCDC_REG2²vdd_gpuÁÕç 5ÿÐqh‰regulator-state-mem,DCDC_REG3 ²vcc135_ddrÁÕregulator-state-memEDCDC_REG4²vcc_18ÁÕçw@ÿw@hregulator-state-memE]w@LDO_REG1 ²vcc33_ioÁÕç2Z ÿ2Z h7regulator-state-memE]2Z LDO_REG3²vdd_10ÁÕçB@ÿB@regulator-state-memE]B@LDO_REG7²vdd10_lcd_pwren_hÁÕç&% ÿ&% regulator-state-mem,SWITCH_REG1 ²vcc33_lcdÁÕhiregulator-state-mem,LDO_REG6 ²vcc18_codecÁÕçw@ÿw@hjregulator-state-mem,LDO_REG4 ²vccio_sdçw@ÿ2Z hregulator-state-mem,LDO_REG5 ²vcc33_sdç2Z ÿ2Z hregulator-state-mem,LDO_REG8 ²vcc33_ccdÁÕç2Z ÿ2Z regulator-state-mem,LDO_REG2ç2Z ÿ2Z  ²vcc33_touchh2regulator-state-mem,SWITCH_REG2 ²vcc5v_touchregulator-state-mem,i2c@ff660000rockchip,rk3288-i2cÿÿf º=i2c;Nÿdefault T9okay—† !29 max98090@10maxim,max98090ÿ&Uºmclk;qÿdefault Vh£pwm@ff680000rockchip,rk3288-pwmÿÿhyÿdefault W;_9okayhªpwm@ff680010rockchip,rk3288-pwmÿÿhyÿdefault X;_9okayhŸpwm@ff680020rockchip,rk3288-pwmÿÿh yÿdefault Y;_ 9disabledpwm@ff680030rockchip,rk3288-pwmÿÿh0yÿdefault Z;_ 9disabledsram@ff700000 mmio-sramÿÿp€�ÿp€smp-sram@0rockchip,rk3066-smp-sramÿsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿÿshpower-controller!rockchip,rk3288-power-controller„Öhæ hnpower-domain@9ÿ È;ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$˜[\]^_`abc„power-domain@11ÿ ;Ïop˜de„power-domain@12ÿ ;Ðܘf„power-domain@13ÿ ;À˜gh„reboot-modesyscon-reboot-modeŸ”¦RBòRBÃÀRBà ÐRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿÿtclock-controller@ff760000rockchip,rk3288-cruÿÿv; xin24måKºÜHÖÑÝjÒÞk$é#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀhsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿÿwhKedp-phyrockchip,rk3288-dp-phy;h24mþ9okayh~io-domains"rockchip,rk3288-io-voltage-domain9okay 7   ,7 <7 Ji V bj ousbphyrockchip,rk3288-usb-phy9okayusb-phy@320þÿ ;]phyclkº… -phy-resethNusb-phy@334þÿ4;^phyclkºˆ -phy-resethLusb-phy@348þÿH;_phyclkº‹ -phy-resethMwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿÿ€;p ºO9okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿÿ‹ };TÐ mclkhclktkytx º6ÿdefault låK 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿÿ‰ } º5;RÎi2s_clki2s_hclktkkytxrxÿdefault m Ž ©9okayh¢crypto@ff8a0000rockchip,rk3288-cryptoÿÿŠ@ º0 ;ÇÍ}Áaclkhclksclkapb_pclk® -crypto-rstiommu@ff900800rockchip,iommuÿÿ�@ º;ÊÔ aclkiface à 9disablediommu@ff914000rockchip,iommu ÿÿ‘@ÿ‘P º;ÍÕ aclkiface à Р9disabledrga@ff920000rockchip,rk3288-rgaÿÿ’€ º;ÈÖjaclkhclksclk ën ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ÿÿ“œÿ“ º;žÑaclk_vopdclk_vophclk_vop ën def -axiahbdclk ùo9okayporth endpoint@0ÿ ph…endpoint@1ÿ qh€endpoint@2ÿ rhyendpoint@3ÿ sh|iommu@ff930300rockchip,iommuÿÿ“ º;ÅÑ aclkiface ën  Ã9okayhovop@ff940000rockchip,rk3288-vop ÿÿ”œÿ” º;Æ¿Òaclk_vopdclk_vophclk_vop ën °±² -axiahbdclk ùt9okayporth endpoint@0ÿ uh†endpoint@1ÿ vh�endpoint@2ÿ whzendpoint@3ÿ xh}iommu@ff940300rockchip,iommuÿÿ” º;ÆÒ aclkiface ën  Ã9okayhtmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿÿ–@ º;~d refpclk ën åK 9disabledportsportendpoint@0ÿ yhrendpoint@1ÿ zhwlvds@ff96c000rockchip,rk3288-lvdsÿÿ–À@;g pclk_lvdsÿlcdc { ën åK 9disabledportsport@0ÿendpoint@0ÿ |hsendpoint@1ÿ }hxdp@ff970000rockchip,rk3288-dpÿÿ—@ ºb;icdppclkK~Pdp ën o-dpåK9okayÿdefault portsport@0ÿendpoint@0ÿ €hqendpoint@1ÿ �hvport@1ÿendpoint@0ÿ ‚h®hdmi@ff980000rockchip,rk3288-dw-hdmiÿÿ˜¼ }åK ºg;hmniahbisfrcec ën 9okayÿdefaultunwedge ƒ»„h¥portsportendpoint@0ÿ …hpendpoint@1ÿ †huvideo-codec@ff9a0000rockchip,rk3288-vpuÿÿšº   ;vepuvdpu;ÐÜ aclkhclk ù‡ ën iommu@ff9a0800rockchip,iommuÿÿš º ;ÐÜ aclkiface à ën h‡iommu@ff9c0440rockchip,iommu ÿÿœ@@ÿœ€@ ºo;ÏÛ aclkiface à 9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿÿ£$º ;jobmmugpu;À ˆ ën 9okay ‰hHopp-table-1operating-points-v2hˆopp-100000000{õá‚~ðopp-200000000{ ë‚~ðopp-300000000{ᣂB@opp-400000000{ׄ‚Èàopp-600000000{#ÃF‚Ðqos@ffaa0000rockchip,rk3288-qossysconÿÿª hgqos@ffaa0080rockchip,rk3288-qossysconÿÿª€ hhqos@ffad0000rockchip,rk3288-qossysconÿÿ­ h\qos@ffad0100rockchip,rk3288-qossysconÿÿ­ h]qos@ffad0180rockchip,rk3288-qossysconÿÿ­€ h^qos@ffad0400rockchip,rk3288-qossysconÿÿ­ h_qos@ffad0480rockchip,rk3288-qossysconÿÿ­€ h`qos@ffad0500rockchip,rk3288-qossysconÿÿ­ h[qos@ffad0800rockchip,rk3288-qossysconÿÿ­ haqos@ffad0880rockchip,rk3288-qossysconÿÿ­€ hbqos@ffad0900rockchip,rk3288-qossysconÿÿ­ hcqos@ffae0000rockchip,rk3288-qossysconÿÿ® hfqos@ffaf0000rockchip,rk3288-qossysconÿÿ¯ hdqos@ffaf0080rockchip,rk3288-qossysconÿÿ¯€ hedma-controller@ffb20000arm,pl330arm,primecellÿÿ²@º*E;Á apb_pclkhkefuse@ffb40000rockchip,rk3288-efuseÿÿ´ ;q pclk_efusecpu-id@7ÿcpu_leakage@17ÿinterrupt-controller@ffc01000 arm,gic-400  1@ÿÿÀÿÀ ÿÀ@ ÿÀ`  º hpinctrlrockchip,rk3288-pinctrlåKæ�ÿdefaultsleep Š‹Œ�»Š‹ŒŽgpio@ff750000rockchip,gpio-bankÿÿu ºQ;@ B R  1ç ^PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh4gpio@ff780000rockchip,gpio-bankÿÿx ºR;A B R  1gpio@ff790000rockchip,gpio-bankÿÿy ºS;B B R  1� ^CONFIG0CONFIG1CONFIG2CONFIG3PROCHOT#EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TPh/gpio@ff7a0000rockchip,gpio-bankÿÿz ºT;C B R  1‚ ^FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bankÿÿ{ ºU;D B R  1° ^UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKdev_wakeWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEh?gpio@ff7c0000rockchip,gpio-bankÿÿ| ºV;E B R  1U ^Volum_Up#Volum_Down#SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh�gpio@ff7d0000rockchip,gpio-bankÿÿ} ºW;F B R  1© ^I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhUgpio@ff7e0000rockchip,gpio-bankÿÿ~ ºX;G B R  1ã ^LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio@ff7f0000rockchip,gpio-bankÿÿ ºY;H B R  1^ ^RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 n�hdmi-cec-c7 n�hdmi-ddc n��hƒhdmi-ddc-unwedge n��h„vcc50-hdmi-en n�hžpcfg-output-low |h�pcfg-pull-up ‡h‘pcfg-pull-down ”h“pcfg-pull-none £h�pcfg-pull-none-12ma £ ° h•suspendglobal-pwroff n�hŒddrio-pwroff n�h‹ddr0-retention n‘hŠddr1-retention n‘suspend-l-wake n�h�suspend-l-sleep n’hŽedpedp-hpd n “hi2c0i2c0-xfer n��hOi2c1i2c1-xfer n��h-i2c2i2c2-xfer n � �hTi2c3i2c3-xfer n��h.i2c4i2c4-xfer n��h3i2c5i2c5-xfer n��h8i2s0i2s0-bus` n������hmlcdclcdc-ctl@ n����h{sdmmcsdmmc-clk n”hsdmmc-cmd n”hsdmmc-cd n‘sdmmc-bus1 n‘sdmmc-bus4@ n””””hsdmmc-cd-disabled n�hsdmmc-cd-pin n�hsdio0sdio0-bus1 n‘sdio0-bus4@ n””””hsdio0-cmd n”hsdio0-clk n”hsdio0-cd n‘sdio0-wp n‘sdio0-pwr n‘sdio0-bkpwr n‘sdio0-int n‘wifienable-h n�hšbt-enable-l n�h=bt-host-wake n“bt-host-wake-l n�h<bt-dev-wake-sleep n�bt-dev-wake-awake n’bt-dev-wake n�h>sdio1sdio1-bus1 n‘sdio1-bus4@ n‘‘‘‘sdio1-cd n‘sdio1-wp n‘sdio1-bkpwr n‘sdio1-int n‘sdio1-cmd n‘sdio1-clk n�sdio1-pwr n ‘emmcemmc-clk n”hemmc-cmd n”hemmc-pwr n ‘emmc-bus1 n‘emmc-bus4@ n‘‘‘‘emmc-bus8€ n””””””””hemmc-reset n �h˜spi0spi0-clk n ‘h spi0-cs0 n ‘h#spi0-tx n‘h!spi0-rx n‘h"spi0-cs1 n‘spi1spi1-clk n ‘h%spi1-cs0 n ‘h(spi1-rx n‘h'spi1-tx n‘h&spi2spi2-cs1 n‘spi2-clk n‘h)spi2-cs0 n‘h,spi2-rx n‘h+spi2-tx n ‘h*uart0uart0-xfer n‘�h9uart0-cts n‘h:uart0-rts n�h;uart1uart1-xfer n‘ �h@uart1-cts n ‘uart1-rts n �uart2uart2-xfer n‘�hAuart3uart3-xfer n‘�hBuart3-cts n ‘uart3-rts n �uart4uart4-xfer n‘�hCuart4-cts n ‘uart4-rts n �tsadcotp-pin n �hIotp-out n �hJpwm0pwm0-pin n�hWpwm1pwm1-pin n�hXpwm2pwm2-pin n�hYpwm3pwm3-pin n�hZgmacrgmii-pinsð n����••••��� ••��rmii-pins  n����������spdifspdif-tx n �hlpcfg-pull-none-drv-8ma £ °h”pcfg-pull-up-drv-8ma ‡ °pcfg-output-high ¿h’buttonspwr-key-l n‘h–ap-lid-int-l n‘h°volum-down-l n ‘h³volum-up-l n ‘h´pmicpmic-int-l n‘hPdvs-1 n “hQdvs-2 n“hRrebootap-warm-reset-h n �h—recovery-switchrec-mode-l n ‘tpmtpm-int-h n�write-protectfw-wp-ap n�codechp-det n‘h¡int-codec n“hVmic-det n ‘h headsetts3a227e-int-l n‘h5backlightbl_pwr_en n �h¦bl-en n�h©lcdlcd-en n�h§avdd-1v8-disp-en n �h¨chargerac-present-ap n‘h¯cros-ecec-int n�h$trackpadtrackpad-int n‘h6usb-hosthost1-pwr-en n �h±usbotg-pwren-h n �h²buck-5vdrv-5v n�hœprochotgpio-prochot n�touchscreentouch-int n�h0touch-rst n�h1chosen Ëserial2:115200n8memoryómemoryÿ€power-button gpio-keysÿdefault –key-power ×Power ‚4 Ýt èd¤gpio-restart gpio-restart ‚4 ÿdefault — úÈemmc-pwrseqmmc-pwrseq-emmc ˜ÿdefault h/ hsdio-pwrseqmmc-pwrseq-simple;™ ext_clockÿdefault š h?hvcc-5vregulator-fixed²vcc_5vÁÕçLK@ÿLK@ ›  ! ÿdefault œhSvcc33-sysregulator-fixed ²vcc33_sysÁÕç2Z ÿ2Z  ›hvcc50-hdmiregulator-fixed ²vcc50_hdmiÁÕ S  !�ÿdefault žvdd-logicpwm-regulator ²vdd_logic &ŸÊ + 6{ J”ÁÕç~ðÿ™p sound!rockchip,rockchip-audio-max98090ÿdefault  ¡ ]VEYRON-I2S l¢ „£ ™U ¯U  Ƥ Ý¥backlight-regulatorregulator-fixed  !/ ÿdefault ¦²backlight_regulator  ñ:˜h«panel-regulatorregulator-fixed  ! ÿdefault §²panel_regulator h¬vcc18-lcdregulator-fixed  !/ ÿdefault ¨ ²vcc18_lcdÁÕ backlightpwm-backlight ÿ ü +€ D ÿdefault © &ªB@ Q  f  w«h­panelauo,b101ean019okay w¬ „­panel-timing—ù@« Ž – £ ¯  ¹  Á Î Úportsportendpoint ®h‚gpio-charger gpio-charger ämains ‚4ÿdefault ¯lid-switch gpio-keysÿdefault °switch-lid ×Lid ‚4¤ Ý ñ èvccsysregulator-fixed²vccsysÕÁh›vcc5-host1-regulatorregulator-fixed  !4 ÿdefault ± ²vcc5_host1ÁÕvcc5v-otg-regulatorregulator-fixed  !4 ÿdefault ² ²vcc5_host2ÁÕvolume-buttons gpio-keysÿdefault ³´key-volum-down ×Volum_down ‚�  Ýr èdkey-volum-up ×Volum_up ‚�  Ýs èd #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-lencharger-typelinux,input-type