Ð þíÁß8´ä( û´¬µgoogle,veyron-mighty-rev5google,veyron-mighty-rev4google,veyron-mighty-rev3google,veyron-mighty-rev2google,veyron-mighty-rev1google,veyron-mightygoogle,veyronrockchip,rk3288&7Google Mightyaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0º—˜™šÅcpusØrockchip,rk3066-smpæcpu@500ócpuarm,cortex-a12ÿ -œ@;Br\ hcpu@501ócpuarm,cortex-a12ÿ -œ@;Brhcpu@502ócpuarm,cortex-a12ÿ -œ@;Brhcpu@503ócpuarm,cortex-a12ÿ -œ@;Brhopp-table-0operating-points-v2phopp-126000000{‚›€‚ » opp-216000000{ ßæ‚ » opp-408000000{Q–‚ » opp-600000000{#ÃF‚ » opp-696000000{)|‚~ðopp-816000000{0£,‚B@opp-1008000000{<Ü‚�opp-1200000000{G†Œ‚Èàopp-1416000000{Tfr‚O€opp-1512000000{ZJ‚Ðopp-1608000000{_Ø"‚Ö opp-1704000000{e�ú‚™popp-1800000000{kIÒ‚\Àreserved-memory�dma-unusable@fe000000ÿþoscillator fixed-clock—n6§xin24mºh timerarm,armv7-timerÇ0º   —n6ëtimer@ff810000rockchip,rk3288-timerÿÿ�  ºH ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ ;ÈDrvbiuciuciu-driveciu-sample" º ÿÿ @€-reset9okay@J\mÈ  ˆZ¦³ÀÍÛçôdefault  mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ ;ÉEswbiuciuciu-driveciu-sample" º!ÿÿ @�-reset9okay@\"8Côdefault ¦³ÀÍÛçbtmrvl@2marvell,sd8897-btÿ&ºQ ôdefaultmmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ ;ÊFtxbiuciuciu-driveciu-sample" º"ÿÿ@‚-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ ;ËGuybiuciuciu-driveciu-sample" º#ÿÿ@ƒ-reset9okay@Jˆždo8Côdefault  !saradc@ff100000rockchip,saradcÿÿ º$~;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclk�" " •txrx º,ôdefault#$%&ÿÿ9okayec@0google,cros-ec-spiÿŸ& ºôdefault'¼-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelÎsbs-battery@bsbs,sbs-batteryÿ àôkeyboard-controllergoogle,cros-ec-keyb  ,DF;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclk�" "•txrx º-ôdefault()*+ÿÿ 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclk�""•txrx º.ôdefault,-./ÿÿ9okayS flash@0jedec,spi-nor¼úð€ÿi2c@ff140000rockchip,rk3288-i2cÿÿ º>i2c;Môdefault09okay—€f2~dtpm@20infineon,slb9645ttÿ •i2c@ff150000rockchip,rk3288-i2cÿÿ º?i2c;Oôdefault1 9disabledi2c@ff160000rockchip,rk3288-i2cÿÿ º@i2c;Pôdefault29okay—€f2~,ts3a227e@3b ti,ts3a227eÿ;&3ºôdefault4­h¢trackpad@15elan,ekth3000ÿ& ºôdefault5¸6Ãi2c@ff170000rockchip,rk3288-i2cÿÿ ºAi2c;Qôdefault7 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º7ÑÛ;MUbaudclkapb_pclk�""•txrxôdefault 89:9okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º8ÑÛ;NVbaudclkapb_pclk�""•txrxôdefault;9okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿi º9ÑÛ;OWbaudclkapb_pclkôdefault<9okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º:ÑÛ;PXbaudclkapb_pclk�""•txrxôdefault= 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º;ÑÛ;QYbaudclkapb_pclk�" " •txrxôdefault> 9disableddma-controller@ff250000arm,pl330arm,primecellÿÿ%@ºèó; apb_pclkh"thermal-zonesreserve-thermal%è;ˆI?cpu-thermal%d;ˆI?tripscpu_alert0YpeÐúpassiveh@cpu_alert1Y$øeÐúpassivehAcpu_critY† eÐ úcriticalcooling-mapsmap0p@0uÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1pA0uÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal%d;ˆI?tripsgpu_alert0Y4eÐúpassivehBgpu_critY† eÐ úcriticalcooling-mapsmap0pB uCÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿÿ( º%;HZtsadcapb_pclkŸ -tsadc-apbôinitdefaultsleepD„EŽD˜®F»èH9okayÒéh?ethernet@ff290000rockchip,rk3288-gmacÿÿ)ºmacirqeth_wake_irq®F8;—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehciÿÿP º;ÂGusb9okay#usb@ff520000 generic-ohciÿÿR º);ÂGusb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿT º;Ãotg9hostH usb2-phyA9okayXusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿX º;Áotg9hosto��€€@@ I usb2-phy9okayŸz¯IXusb@ff5c0000 generic-ehciÿÿ\ º;Ä 9disableddma-controller@ff600000arm,pl330arm,primecellÿÿ`@ºèó;Á apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2cÿÿe º<i2c;LôdefaultJ9okay—€f2~dpmic@1brockchip,rk808ÿ§xin32kwifibt_32kin&3ºôdefault KLMÆÃºçóÿ N#/;H6UbNnN{ h—regulatorsDCDC_REG1…vdd_arm”¨º q°Ò êqh regulator-state-memÿDCDC_REG2…vdd_gpu”¨º 5ÒÐêqh„regulator-state-memÿDCDC_REG3 …vcc135_ddr”¨regulator-state-memDCDC_REG4…vcc_18”¨ºw@Òw@hregulator-state-mem0w@LDO_REG1 …vcc33_io”¨º2Z Ò2Z h6regulator-state-mem02Z LDO_REG3…vdd_10”¨ºB@ÒB@regulator-state-mem0B@LDO_REG7…vdd10_lcd_pwren_h”¨º&% Ò&% regulator-state-memÿSWITCH_REG1 …vcc33_lcd”¨hdregulator-state-memÿLDO_REG6 …vcc18_codec”¨ºw@Òw@heregulator-state-memÿLDO_REG4 …vccio_sdºw@Ò2Z hregulator-state-memÿLDO_REG5 …vcc33_sdº2Z Ò2Z hregulator-state-memÿLDO_REG8 …vcc33_ccd”¨º2Z Ò2Z regulator-state-memÿLDO_REG2…mic_vcc”¨ºw@Òw@regulator-state-memÿi2c@ff660000rockchip,rk3288-i2cÿÿf º=i2c;NôdefaultO9okay—† f2~ max98090@10maxim,max98090ÿ&Pºmclk;qôdefaultQh¡pwm@ff680000rockchip,rk3288-pwmÿÿhLôdefaultR;_9okayh¨pwm@ff680010rockchip,rk3288-pwmÿÿhLôdefaultS;_9okayh�pwm@ff680020rockchip,rk3288-pwmÿÿh LôdefaultT;_ 9disabledpwm@ff680030rockchip,rk3288-pwmÿÿh0LôdefaultU;_ 9disabledsram@ff700000 mmio-sramÿÿp€�ÿp€smp-sram@0rockchip,rk3066-smp-sramÿsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿÿshpower-controller!rockchip,rk3288-power-controllerWŸh¯ hipower-domain@9ÿ È;ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$kVWXYZ[\]^Wpower-domain@11ÿ ;Ïopk_`Wpower-domain@12ÿ ;ÐÜkaWpower-domain@13ÿ ;ÀkbcWreboot-modesyscon-reboot-moder”yRBÃ…RBÓRBà £RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿÿtclock-controller@ff760000rockchip,rk3288-cruÿÿv; xin24m®Fº¯HŸÑÝjÒÞk$¼#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀhsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿÿwhFedp-phyrockchip,rk3288-dp-phy;h24mÑ9okayhyio-domains"rockchip,rk3288-io-voltage-domain9okayÜ6æñÿ6 6 d ) 5e Busbphyrockchip,rk3288-usb-phy9okayusb-phy@320Ñÿ ;]phyclkº… -phy-resethIusb-phy@334Ñÿ4;^phyclkºˆ -phy-resethGusb-phy@348ÑÿH;_phyclkº‹ -phy-resethHwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿÿ€;p ºO9okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿÿ‹ P;TÐ mclkhclk�f•tx º6ôdefaultg®F 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿÿ‰ P º5;RÎi2s_clki2s_hclk�ff•txrxôdefaulth a |9okayh crypto@ff8a0000rockchip,rk3288-cryptoÿÿŠ@ º0 ;ÇÍ}Áaclkhclksclkapb_pclk® -crypto-rstiommu@ff900800rockchip,iommuÿÿ�@ º;ÊÔ aclkiface – 9disablediommu@ff914000rockchip,iommu ÿÿ‘@ÿ‘P º;ÍÕ aclkiface – £ 9disabledrga@ff920000rockchip,rk3288-rgaÿÿ’€ º;ÈÖjaclkhclksclk ¾i ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ÿÿ“œÿ“ º;žÑaclk_vopdclk_vophclk_vop ¾i def -axiahbdclk Ìj9okayporth endpoint@0ÿ Ókh€endpoint@1ÿ Ólh{endpoint@2ÿ Ómhtendpoint@3ÿ Ónhwiommu@ff930300rockchip,iommuÿÿ“ º;ÅÑ aclkiface ¾i  –9okayhjvop@ff940000rockchip,rk3288-vop ÿÿ”œÿ” º;Æ¿Òaclk_vopdclk_vophclk_vop ¾i °±² -axiahbdclk Ìo9okayporth endpoint@0ÿ Óph�endpoint@1ÿ Óqh|endpoint@2ÿ Órhuendpoint@3ÿ Óshxiommu@ff940300rockchip,iommuÿÿ” º;ÆÒ aclkiface ¾i  –9okayhomipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿÿ–@ º;~d refpclk ¾i ®F 9disabledportsportendpoint@0ÿ Óthmendpoint@1ÿ Óuhrlvds@ff96c000rockchip,rk3288-lvdsÿÿ–À@;g pclk_lvdsôlcdcv ¾i ®F 9disabledportsport@0ÿendpoint@0ÿ Ówhnendpoint@1ÿ Óxhsdp@ff970000rockchip,rk3288-dpÿÿ—@ ºb;icdppclkydp ¾i o-dp®F9okayôdefaultzportsport@0ÿendpoint@0ÿ Ó{hlendpoint@1ÿ Ó|hqport@1ÿendpoint@0ÿ Ó}h¬hdmi@ff980000rockchip,rk3288-dw-hdmiÿÿ˜Û P®F ºg;hmniahbisfrcec ¾i 9okayôdefaultunwedge~„h£portsportendpoint@0ÿ Ó€hkendpoint@1ÿ Ó�hpvideo-codec@ff9a0000rockchip,rk3288-vpuÿÿšº   vepuvdpu;ÐÜ aclkhclk Ì‚ ¾i iommu@ff9a0800rockchip,iommuÿÿš º ;ÐÜ aclkiface – ¾i h‚iommu@ff9c0440rockchip,iommu ÿÿœ@@ÿœ€@ ºo;ÏÛ aclkiface – 9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿÿ£$º jobmmugpu;À ƒ ¾i 9okay ã„hCopp-table-1operating-points-v2hƒopp-100000000{õá‚~ðopp-200000000{ ë‚~ðopp-300000000{ᣂB@opp-400000000{ׄ‚Èàopp-600000000{#ÃF‚Ðqos@ffaa0000rockchip,rk3288-qossysconÿÿª hbqos@ffaa0080rockchip,rk3288-qossysconÿÿª€ hcqos@ffad0000rockchip,rk3288-qossysconÿÿ­ hWqos@ffad0100rockchip,rk3288-qossysconÿÿ­ hXqos@ffad0180rockchip,rk3288-qossysconÿÿ­€ hYqos@ffad0400rockchip,rk3288-qossysconÿÿ­ hZqos@ffad0480rockchip,rk3288-qossysconÿÿ­€ h[qos@ffad0500rockchip,rk3288-qossysconÿÿ­ hVqos@ffad0800rockchip,rk3288-qossysconÿÿ­ h\qos@ffad0880rockchip,rk3288-qossysconÿÿ­€ h]qos@ffad0900rockchip,rk3288-qossysconÿÿ­ h^qos@ffae0000rockchip,rk3288-qossysconÿÿ® haqos@ffaf0000rockchip,rk3288-qossysconÿÿ¯ h_qos@ffaf0080rockchip,rk3288-qossysconÿÿ¯€ h`dma-controller@ffb20000arm,pl330arm,primecellÿÿ²@ºèó;Á apb_pclkhfefuse@ffb40000rockchip,rk3288-efuseÿÿ´ ;q pclk_efusecpu-id@7ÿcpu_leakage@17ÿinterrupt-controller@ffc01000 arm,gic-400 ï @ÿÿÀÿÀ ÿÀ@ ÿÀ`  º hpinctrlrockchip,rk3288-pinctrl®Fæ�ôdefaultsleep…†‡ˆ‰„…†‡Š‹gpio@ff750000rockchip,gpio-bankÿÿu ºQ;@  % ï ç 1PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh3gpio@ff780000rockchip,gpio-bankÿÿx ºR;A  % ï gpio@ff790000rockchip,gpio-bankÿÿy ºS;B  % ï M 1CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENh–gpio@ff7a0000rockchip,gpio-bankÿÿz ºT;C  % ï ‚ 1FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bankÿÿ{ ºU;D  % ï ³ 1UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEhgpio@ff7c0000rockchip,gpio-bankÿÿ| ºV;E  % ï A 1SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh›gpio@ff7d0000rockchip,gpio-bankÿÿ} ºW;F  % ï ° 1I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhPgpio@ff7e0000rockchip,gpio-bankÿÿ~ ºX;G  % ï â 1LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio@ff7f0000rockchip,gpio-bankÿÿ ºY;H  % ï ^ 1RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 AŒhdmi-cec-c7 AŒhdmi-ddc AŒŒh~hdmi-ddc-unwedge A�Œhvcc50-hdmi-en AŒhœpcfg-output-low Oh�pcfg-pull-up ZhŽpcfg-pull-down gh�pcfg-pull-none vhŒpcfg-pull-none-12ma v ƒ h’suspendglobal-pwroff AŒh‡ddrio-pwroff AŒh†ddr0-retention AŽh…ddr1-retention AŽsuspend-l-wake A�hˆsuspend-l-sleep A�hŠedpedp-hpd A �hzi2c0i2c0-xfer AŒŒhJi2c1i2c1-xfer AŒŒh0i2c2i2c2-xfer A Œ ŒhOi2c3i2c3-xfer AŒŒh1i2c4i2c4-xfer AŒŒh2i2c5i2c5-xfer AŒŒh7i2s0i2s0-bus` AŒŒŒŒŒŒhhlcdclcdc-ctl@ AŒŒŒŒhvsdmmcsdmmc-clk A‘hsdmmc-cmd A‘hsdmmc-cd AŽsdmmc-bus1 AŽsdmmc-bus4@ A‘‘‘‘hsdmmc-cd-disabled AŒhsdmmc-cd-pin AŒhsdmmc-wp-pin A Žhsdio0sdio0-bus1 AŽsdio0-bus4@ A‘‘‘‘hsdio0-cmd A‘hsdio0-clk A‘hsdio0-cd AŽsdio0-wp AŽsdio0-pwr AŽsdio0-bkpwr AŽsdio0-int AŽwifienable-h AŒh˜bt-enable-l AŒbt-host-wake A�bt-host-wake-l AŒhbt-dev-wake-sleep A�h‹bt-dev-wake-awake A�h‰bt-dev-wake AŒsdio1sdio1-bus1 AŽsdio1-bus4@ AŽŽŽŽsdio1-cd AŽsdio1-wp AŽsdio1-bkpwr AŽsdio1-int AŽsdio1-cmd AŽsdio1-clk AŒsdio1-pwr A Žemmcemmc-clk A‘hemmc-cmd A‘h emmc-pwr A Žemmc-bus1 AŽemmc-bus4@ AŽŽŽŽemmc-bus8€ A‘‘‘‘‘‘‘‘h!emmc-reset A Œh•spi0spi0-clk A Žh#spi0-cs0 A Žh&spi0-tx AŽh$spi0-rx AŽh%spi0-cs1 AŽspi1spi1-clk A Žh(spi1-cs0 A Žh+spi1-rx AŽh*spi1-tx AŽh)spi2spi2-cs1 AŽspi2-clk AŽh,spi2-cs0 AŽh/spi2-rx AŽh.spi2-tx A Žh-uart0uart0-xfer AŽŒh8uart0-cts AŽh9uart0-rts AŒh:uart1uart1-xfer AŽ Œh;uart1-cts A Žuart1-rts A Œuart2uart2-xfer AŽŒh<uart3uart3-xfer AŽŒh=uart3-cts A Žuart3-rts A Œuart4uart4-xfer AŽŒh>uart4-cts A Žuart4-rts A Œtsadcotp-pin A ŒhDotp-out A ŒhEpwm0pwm0-pin AŒhRpwm1pwm1-pin AŒhSpwm2pwm2-pin AŒhTpwm3pwm3-pin AŒhUgmacrgmii-pinsð AŒŒŒŒ’’’’ŒŒŒ ’’ŒŒrmii-pins  AŒŒŒŒŒŒŒŒŒŒspdifspdif-tx A Œhgpcfg-pull-none-drv-8ma v ƒh‘pcfg-pull-up-drv-8ma Z ƒpcfg-output-high ’h�buttonspwr-key-l AŽh“ap-lid-int-l AŽh®pmicpmic-int-l AŽhKdvs-1 A �hLdvs-2 A�hMrebootap-warm-reset-h A Œh”recovery-switchrec-mode-l A Žtpmtpm-int-h AŒwrite-protectfw-wp-ap AŒcodechp-det AŽhŸint-codec A�hQmic-det A Žhžheadsetts3a227e-int-l AŽh4backlightbl_pwr_en A Œh¤bl-en AŒh§lcdlcd-en AŒh¥avdd-1v8-disp-en A Œh¦chargerac-present-ap AŽh­cros-ecec-int AŒh'trackpadtrackpad-int AŽh5usb-hosthost1-pwr-en A Œh¯usbotg-pwren-h A Œh°buck-5vdrv-5v AŒhšchosen žserial2:115200n8memoryómemoryÿ€power-button gpio-keysôdefault“key-power ªPower ‚3 °t »dÃgpio-restart gpio-restart ‚3 ôdefault” ÍÈemmc-pwrseqmmc-pwrseq-emmc•ôdefault Ö– hsdio-pwrseqmmc-pwrseq-simple;— ext_clockôdefault˜ Öhvcc-5vregulator-fixed…vcc_5v”¨ºLK@ÒLK@ â™ í ôdefaultšhNvcc33-sysregulator-fixed …vcc33_sys”¨º2Z Ò2Z  â™hvcc50-hdmiregulator-fixed …vcc50_hdmi”¨ âN í ›ôdefaultœvdd-logicpwm-regulator …vdd_logic �Ê  { )””¨º~ðÒ™pê sound!rockchip,rockchip-audio-max98090ôdefaultžŸ