Ð þíŸp8•¤( Ì•l#asus,rk3288-tinkerrockchip,rk3288&"7Rockchip RK3288 Asus Tinker Boardaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbopp-table-0operating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-312000000u˜¾| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ö opp-1608000000u_Ø"|™popp-1704000000ue�ú|™popp-1800000000ukIÒ|\Àreserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clock‘n6¡xin24m´b timerarm,armv7-timerÁ0´   ‘n6åtimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  üpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ 5ÈDrvübiuciuciu-driveciu-sample ´ ùÿ @ý€'reset3okay:DVgq|defaultŠ ” mmc@ff0d0000rockchip,rk3288-dw-mshcúð€ 5ÉEswübiuciuciu-driveciu-sample ´!ùÿ @ý�'reset3okay:V­ºÐÛ|defaultŠéö” mmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ 5ÊFtxübiuciuciu-driveciu-sample ´"ùÿ@ý‚'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ 5ËGuyübiuciuciu-driveciu-sample ´#ùÿ@ýƒ'reset 3disabledsaradc@ff100000rockchip,saradcùÿ ´$5I[üsaradcapb_pclkýW 'saradc-apb3okay"spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARüspiclkapb_pclk.  3txrx ´,|defaultŠùÿ 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSüspiclkapb_pclk. 3txrx ´-|defaultŠ !"#ùÿ 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTüspiclkapb_pclk.3txrx ´.|defaultŠ$%&'ùÿ 3disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>üi2c5M|defaultŠ( 3disabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?üi2c5O|defaultŠ) 3disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@üi2c5P|defaultŠ* 3disabledi2c@ff170000rockchip,rk3288-i2cùÿ ´Aüi2c5Q|defaultŠ+3okaybpserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7=G5MUübaudclkapb_pclk.3txrx|defaultŠ,3okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8=G5NVübaudclkapb_pclk.3txrx|defaultŠ-3okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9=G5OWübaudclkapb_pclk|defaultŠ.3okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:=G5PXübaudclkapb_pclk.3txrx|defaultŠ/3okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;=G5QYübaudclkapb_pclk.  3txrx|defaultŠ03okaydma-controller@ff250000arm,pl330arm,primecellùÿ%@´T_z5 üapb_pclkbthermal-zonesreserve-thermal‘览µ1cpu-thermal‘d§ˆµ1tripscpu_alert0ÅpÑÐôpassiveb2cpu_alert1Å$øÑÐôpassiveb3cpu_critÅ_�ÑÐ ôcriticalcooling-mapsmap0Ü20áÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Ü30áÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal‘d§ˆµ1tripsgpu_alert0ÅpÑÐôpassiveb4gpu_critÅ_�ÑÐ ôcriticalcooling-mapsmap0Ü4 á5ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZütsadcapb_pclkýŸ 'tsadc-apb|initdefaultsleepŠ6ð7ú68's3okay>Ub1ethernet@ff290000rockchip,rk3288-gmacùÿ)´pmacirqeth_wake_irq885—fgc˜Ä]Müstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB 'stmmaceth3okay€—�9§input´rgmii½:|defaultŠ; È<Ø î'B@0 usb@ff500000 generic-ehciùÿP ´5Â=usb3okayusb@ff520000 generic-ohciùÿR ´)5Â=usb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5Ãüotg$host> usb2-phy,3okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áüotg$otgCUd€€@@ ? usb2-phy3okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 3disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´T_z5Á üapb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<üi2c5L|defaultŠ@3okay‘€pmic@1brockchip,rk808ù&A´´¡xin32krk808-clkout2sA A |defaultŠBCDE}ž¬F¸FÄFÐFÜFèFô F&3bregulatorsDCDC_REG1@Tf q°~\À–vdd_arm¥pb regulator-state-memºDCDC_REG2@Tf øP~Жvdd_gpu¥pburegulator-state-memÓëB@DCDC_REG3@T–vcc_ddrregulator-state-memÓDCDC_REG4@Tf2Z ~2Z –vcc_iobregulator-state-memÓë2Z LDO_REG1@Tfw@~w@ –vcc18_ldo1bregulator-state-memÓëw@LDO_REG2@Tf2Z ~2Z  –vcc33_mipiregulator-state-memºLDO_REG3@TfB@~B@–vdd_10regulator-state-memÓëB@LDO_REG4@Tfw@~w@ –vcc18_codecregulator-state-memÓëw@LDO_REG5@Tfw@~2Z  –vccio_sdbregulator-state-memÓë2Z LDO_REG6@TfB@~B@ –vdd10_lcdregulator-state-memÓëB@LDO_REG7@Tfw@~w@–vcc_18bregulator-state-memÓëw@LDO_REG8@Tfw@~w@ –vcc18_lcdregulator-state-memÓëw@SWITCH_REG1@T –vcc33_sdbregulator-state-memÓSWITCH_REG2@T –vcc33_lanb:regulator-state-memÓi2c@ff660000rockchip,rk3288-i2cùÿf ´=üi2c5N|defaultŠG3okaypwm@ff680000rockchip,rk3288-pwmùÿh|defaultŠH5_3okaypwm@ff680010rockchip,rk3288-pwmùÿh|defaultŠI5_ 3disabledpwm@ff680020rockchip,rk3288-pwmùÿh |defaultŠJ5_ 3disabledpwm@ff680030rockchip,rk3288-pwmùÿh0|defaultŠK5_ 3disabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controller€h� b]power-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$&LMNOPQRSTpower-domain@11ù 5Ïop&UVpower-domain@12ù 5ÐÜ&Wpower-domain@13ù 5À&XYreboot-modesyscon-reboot-mode-”4RBÃ@RBÃNRBà ^RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 üxin24m8´jH€ÑÝjÒÞk$w#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀbsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwb8edp-phyrockchip,rk3288-dp-phy5hü24mŒ 3disabledbmio-domains"rockchip,rk3288-io-voltage-domain3okay—¥usbphyrockchip,rk3288-usb-phy3okayusb-phy@320Œù 5]üphyclk´ý… 'phy-resetb?usb-phy@334Œù45^üphyclk´ýˆ 'phy-resetb=usb-phy@348ŒùH5_üphyclk´ý‹ 'phy-resetb>watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O3okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹±5TÐ ümclkhclk.Z3tx ´6|defaultŠ[8 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰± ´55RÎüi2s_clki2s_hclk.ZZ3txrx|defaultŠ\ÂÝ3okayb‚crypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áüaclkhclksclkapb_pclký® 'crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ üaclkiface÷ 3disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ üaclkiface÷ 3disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjüaclkhclksclk] ýilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑüaclk_vopdclk_vophclk_vop] ýdef 'axiahbdclk-^3okayportb endpoint@0ù4_bqendpoint@1ù4`bnendpoint@2ù4abhendpoint@3ù4bbkiommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ üaclkiface] ÷3okayb^vop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òüaclk_vopdclk_vophclk_vop] ý°±² 'axiahbdclk-c3okayportb endpoint@0ù4dbrendpoint@1ù4eboendpoint@2ù4fbiendpoint@3ù4gbliommu@ff940300rockchip,iommuùÿ” ´5ÆÒ üaclkiface] ÷3okaybcmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ürefpclk] 8 3disabledportsportendpoint@0ù4hbaendpoint@1ù4ibflvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g üpclk_lvds|lcdcŠj] 8 3disabledportsport@0ùendpoint@0ù4kbbendpoint@1ù4lbgdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icüdppclkmdp] ýo'dp8 3disabledportsport@0ùendpoint@0ù4nb`endpoint@1ù4obehdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜G±8 ´g5hmnüiahbisfrcec] 3okayDpb�portsportendpoint@0ù4qb_endpoint@1ù4rbdvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   pvepuvdpu5ÐÜ üaclkhclk-s] iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ üaclkiface÷] bsiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ üaclkiface÷ 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ pjobmmugpu5Àt] 3okayPub5opp-table-1operating-points-v2btopp-100000000uõá|~ðopp-200000000u ëÂ|~ðopp-300000000uá£|B@opp-400000000uׄ|Èàopp-600000000u#ÃF|Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª bXqos@ffaa0080rockchip,rk3288-qossysconùÿª€ bYqos@ffad0000rockchip,rk3288-qossysconùÿ­ bMqos@ffad0100rockchip,rk3288-qossysconùÿ­ bNqos@ffad0180rockchip,rk3288-qossysconùÿ­€ bOqos@ffad0400rockchip,rk3288-qossysconùÿ­ bPqos@ffad0480rockchip,rk3288-qossysconùÿ­€ bQqos@ffad0500rockchip,rk3288-qossysconùÿ­ bLqos@ffad0800rockchip,rk3288-qossysconùÿ­ bRqos@ffad0880rockchip,rk3288-qossysconùÿ­€ bSqos@ffad0900rockchip,rk3288-qossysconùÿ­ bTqos@ffae0000rockchip,rk3288-qossysconùÿ® bWqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ bUqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ bVdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´T_z5Á üapb_pclkbZefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q üpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400\q@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ bpinctrlrockchip,rk3288-pinctrl8àŠgpio@ff750000rockchip,gpio-bankùÿu ´Q5@‚’\qbAgpio@ff780000rockchip,gpio-bankùÿx ´R5A‚’\qb~gpio@ff790000rockchip,gpio-bankùÿy ´S5B‚’\qgpio@ff7a0000rockchip,gpio-bankùÿz ´T5C‚’\qgpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5D‚’\qb<gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5E‚’\qgpio@ff7d0000rockchip,gpio-bankùÿ} ´W5F‚’\qgpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5G‚’\qbƒgpio@ff7f0000rockchip,gpio-bankùÿ ´Y5H‚’\qhdmihdmi-cec-c0žvhdmi-cec-c7žvhdmi-ddc žvvhdmi-ddc-unwedge žwvpcfg-output-low¬bwpcfg-pull-up·bxpcfg-pull-downÄbypcfg-pull-noneÓbvpcfg-pull-none-12maÓà b|suspendglobal-pwroffžvbCddrio-pwroffžvddr0-retentionžxddr1-retentionžxedpedp-hpdž yi2c0i2c0-xfer žvvb@i2c1i2c1-xfer žvvb(i2c2i2c2-xfer ž v vbGi2c3i2c3-xfer žvvb)i2c4i2c4-xfer žvvb*i2c5i2c5-xfer žvvb+i2s0i2s0-bus`žvvvvvvb\lcdclcdc-ctl@žvvvvbjsdmmcsdmmc-clkžzb sdmmc-cmdž{bsdmmc-cdžxbsdmmc-bus1žxsdmmc-bus4@ž{{{{bsdmmc-pwrž vb„sdio0sdio0-bus1žxsdio0-bus4@žxxxxbsdio0-cmdžxbsdio0-clkžvbsdio0-cdžxsdio0-wpžxsdio0-pwržxsdio0-bkpwržxsdio0-intžxbsdio1sdio1-bus1žxsdio1-bus4@žxxxxsdio1-cdžxsdio1-wpžxsdio1-bkpwržxsdio1-intžxsdio1-cmdžxsdio1-clkžvsdio1-pwrž xemmcemmc-clkžvemmc-cmdžxemmc-pwrž xemmc-bus1žxemmc-bus4@žxxxxemmc-bus8€žxxxxxxxxspi0spi0-clkž xbspi0-cs0ž xbspi0-txžxbspi0-rxžxbspi0-cs1žxspi1spi1-clkž xb spi1-cs0ž xb#spi1-rxžxb"spi1-txžxb!spi2spi2-cs1žxspi2-clkžxb$spi2-cs0žxb'spi2-rxžxb&spi2-txž xb%uart0uart0-xfer žxvb,uart0-ctsžxuart0-rtsžvuart1uart1-xfer žx vb-uart1-ctsž xuart1-rtsž vuart2uart2-xfer žxvb.uart3uart3-xfer žxvb/uart3-ctsž xuart3-rtsž vuart4uart4-xfer žxvb0uart4-ctsž xuart4-rtsž vtsadcotp-pinž vb6otp-outž vb7pwm0pwm0-pinžvbHpwm1pwm1-pinžvbIpwm2pwm2-pinžvbJpwm3pwm3-pinžvbKgmacrgmii-pinsðžvvvv||||vvv ||vvb;rmii-pins žvvvvvvvvvvspdifspdif-txž vb[pcfg-pull-none-drv-8maàbzpcfg-pull-up-drv-8ma·àb{backlightbl-enžvbuttonspwrbtnžxb}eth_phyeth-phy-pwržvpmicpmic-intžxbBdvs-1ž ybDdvs-2ž ybEusbhost-vbus-drvžvpwr-3gžvsdiowifi-enable žvvb€chosenïserial2:115200n8memoryù€ímemoryexternal-gmac-clock fixed-clock´‘sY@ ¡ext_gmacb9gpio-keys gpio-keysû|defaultŠ}button wA t GPIO Key Power ž (dgpio-leds gpio-ledsled-0 w~ :mmc0led-1 w~ :heartbeatled-2 wA :default-onsdio-pwrseqmmc-pwrseq-simple5 üext_clock|defaultŠ€ P<<bsoundsimple-audio-card \i2s urockchip,tinker-codec Œsimple-audio-card,codec ¦�simple-audio-card,cpu ¦‚vsys-regulatorregulator-fixed–vcc_sysfLK@~LK@@TbFsdmmc-regulatorregulator-fixed Óƒ |defaultŠ„–vcc_sdf2Z ~2Z  °†  Á #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedbroken-cddisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-modephy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizedvs-gpiosrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellssdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthstdout-pathautorepeatlinux,codelabellinux,input-typedebounce-intervallinux,default-triggerreset-gpiossimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssound-daistartup-delay-usvin-supply