Ð þí p8–ˆ( è–P%asus,rk3288-tinker-srockchip,rk3288&$7Rockchip RK3288 Asus Tinker Board Saliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbopp-table-0operating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-312000000u˜¾| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ö opp-1608000000u_Ø"|™popp-1704000000ue�ú|™popp-1800000000ukIÒ|\Àreserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clock‘n6¡xin24m´b timerarm,armv7-timerÁ0´   ‘n6åtimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  üpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ 5ÈDrvübiuciuciu-driveciu-sample ´ ùÿ @ý€'reset3okay:DVgq|defaultŠ ” mmc@ff0d0000rockchip,rk3288-dw-mshcúð€ 5ÉEswübiuciuciu-driveciu-sample ´!ùÿ @ý�'reset3okay:V­ºÐÛ|defaultŠéö” mmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ 5ÊFtxübiuciuciu-driveciu-sample ´"ùÿ@ý‚'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ 5ËGuyübiuciuciu-driveciu-sample ´#ùÿ@ýƒ'reset3okay:DÛ|defaultŠsaradc@ff100000rockchip,saradcùÿ ´$,5I[üsaradcapb_pclkýW 'saradc-apb3okay>spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARüspiclkapb_pclkJ  Otxrx ´,|defaultŠ !"#ùÿ 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSüspiclkapb_pclkJ Otxrx ´-|defaultŠ$%&'ùÿ 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTüspiclkapb_pclkJOtxrx ´.|defaultŠ()*+ùÿ 3disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>üi2c5M|defaultŠ, 3disabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?üi2c5O|defaultŠ- 3disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@üi2c5P|defaultŠ. 3disabledi2c@ff170000rockchip,rk3288-i2cùÿ ´Aüi2c5Q|defaultŠ/3okaybtserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7Yc5MUübaudclkapb_pclkJOtxrx|defaultŠ03okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8Yc5NVübaudclkapb_pclkJOtxrx|defaultŠ13okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9Yc5OWübaudclkapb_pclk|defaultŠ23okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:Yc5PXübaudclkapb_pclkJOtxrx|defaultŠ33okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;Yc5QYübaudclkapb_pclkJ  Otxrx|defaultŠ43okaydma-controller@ff250000arm,pl330arm,primecellùÿ%@´p{–5 üapb_pclkbthermal-zonesreserve-thermal­èÈÑ5cpu-thermal­dÈÑ5tripscpu_alert0ápíÐôpassiveb6cpu_alert1á$øíÐôpassiveb7cpu_critá_�íÐ ôcriticalcooling-mapsmap0ø60ýÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1ø70ýÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal­dÈÑ5tripsgpu_alert0ápíÐôpassiveb8gpu_critá_�íÐ ôcriticalcooling-mapsmap0ø8 ý9ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZütsadcapb_pclkýŸ 'tsadc-apb|initdefaultsleepŠ: ;: 6<Cs3okayZqb5ethernet@ff290000rockchip,rk3288-gmacùÿ)´Œmacirqeth_wake_irq6<85—fgc˜Ä]Müstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB 'stmmaceth3okayœ—¬=ÃinputÐrgmiiÙ>|defaultŠ? ä@ô  'B@0(usb@ff500000 generic-ehciùÿP ´5Â1A6usb3okayusb@ff520000 generic-ohciùÿR ´)5Â1A6usb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5Ãüotg@host1B 6usb2-phyH3okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áüotg@otg_q€€€@@ 1C 6usb2-phy3okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 3disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´p{–5Á üapb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<üi2c5L|defaultŠD3okay‘€pmic@1brockchip,rk808ù&E´´¡xin32krk808-clkout2�E E |defaultŠFGHI™ºÈJÔJàJìJøJJ(5JBOb„regulatorsDCDC_REG1\p‚ q°š\À²vdd_armÁpb regulator-state-memÖDCDC_REG2\p‚ øPšÐ²vdd_gpuÁpbzregulator-state-memïB@DCDC_REG3\p²vcc_ddrregulator-state-memïDCDC_REG4\p‚2Z š2Z ²vcc_iobregulator-state-memï2Z LDO_REG1\p‚w@šw@ ²vcc18_ldo1bregulator-state-memïw@LDO_REG2\p‚2Z š2Z  ²vcc33_mipiregulator-state-memÖLDO_REG3\p‚B@šB@²vdd_10regulator-state-memïB@LDO_REG4\p‚w@šw@ ²vcc18_codecregulator-state-memïw@LDO_REG5\p‚w@š2Z  ²vccio_sdbregulator-state-memï2Z LDO_REG6\p‚B@šB@ ²vdd10_lcdregulator-state-memïB@LDO_REG7\p‚w@šw@²vcc_18bregulator-state-memïw@LDO_REG8\p‚w@šw@ ²vcc18_lcdregulator-state-memïw@SWITCH_REG1\p ²vcc33_sdbregulator-state-memïSWITCH_REG2\p ²vcc33_lanb>regulator-state-memïi2c@ff660000rockchip,rk3288-i2cùÿf ´=üi2c5N|defaultŠK3okaypwm@ff680000rockchip,rk3288-pwmùÿh#|defaultŠL5_3okaypwm@ff680010rockchip,rk3288-pwmùÿh#|defaultŠM5_ 3disabledpwm@ff680020rockchip,rk3288-pwmùÿh #|defaultŠN5_ 3disabledpwm@ff680030rockchip,rk3288-pwmùÿh0#|defaultŠO5_ 3disabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controller.œh¬ bapower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$BPQRSTUVWX.power-domain@11ù 5ÏopBYZ.power-domain@12ù 5ÐÜB[.power-domain@13ù 5ÀB\].reboot-modesyscon-reboot-modeI”PRBÃ\RBÃjRBà zRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 üxin24m6<´†HœÑÝjÒÞk$“#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀbsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwb<edp-phyrockchip,rk3288-dp-phy5hü24m¨ 3disabledbqio-domains"rockchip,rk3288-io-voltage-domain3okay³Áusbphyrockchip,rk3288-usb-phy3okayusb-phy@320¨ù 5]üphyclk´ý… 'phy-resetbCusb-phy@334¨ù45^üphyclk´ýˆ 'phy-resetbAusb-phy@348¨ùH5_üphyclk´ý‹ 'phy-resetbBwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O3okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹Í5TÐ ümclkhclkJ^Otx ´6|defaultŠ_6< 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰Í ´55RÎüi2s_clki2s_hclkJ^^Otxrx|defaultŠ`Þù3okayb‡crypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áüaclkhclksclkapb_pclký® 'crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ üaclkiface 3disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ üaclkiface  3disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjüaclkhclksclk;a ýilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑüaclk_vopdclk_vophclk_vop;a ýdef 'axiahbdclkIb3okayportb endpoint@0ùPcbvendpoint@1ùPdbrendpoint@2ùPeblendpoint@3ùPfboiommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ üaclkiface;a 3okaybbvop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òüaclk_vopdclk_vophclk_vop;a ý°±² 'axiahbdclkIg3okayportb endpoint@0ùPhbwendpoint@1ùPibsendpoint@2ùPjbmendpoint@3ùPkbpiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ üaclkiface;a 3okaybgmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ürefpclk;a 6< 3disabledportsportendpoint@0ùPlbeendpoint@1ùPmbjlvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g üpclk_lvds|lcdcŠn;a 6< 3disabledportsport@0ùendpoint@0ùPobfendpoint@1ùPpbkdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icüdppclk1q6dp;a ýo'dp6< 3disabledportsport@0ùendpoint@0ùPrbdendpoint@1ùPsbihdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜cÍ6< ´g5hmnüiahbisfrcec;a 3okay`t|defaultŠub†portsportendpoint@0ùPvbcendpoint@1ùPwbhvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   Œvepuvdpu5ÐÜ üaclkhclkIx;a iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ üaclkiface;a bxiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ üaclkiface 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ Œjobmmugpu5Ày;a 3okaylzb9opp-table-1operating-points-v2byopp-100000000uõá|~ðopp-200000000u ëÂ|~ðopp-300000000uá£|B@opp-400000000uׄ|Èàopp-600000000u#ÃF|Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª b\qos@ffaa0080rockchip,rk3288-qossysconùÿª€ b]qos@ffad0000rockchip,rk3288-qossysconùÿ­ bQqos@ffad0100rockchip,rk3288-qossysconùÿ­ bRqos@ffad0180rockchip,rk3288-qossysconùÿ­€ bSqos@ffad0400rockchip,rk3288-qossysconùÿ­ bTqos@ffad0480rockchip,rk3288-qossysconùÿ­€ bUqos@ffad0500rockchip,rk3288-qossysconùÿ­ bPqos@ffad0800rockchip,rk3288-qossysconùÿ­ bVqos@ffad0880rockchip,rk3288-qossysconùÿ­€ bWqos@ffad0900rockchip,rk3288-qossysconùÿ­ bXqos@ffae0000rockchip,rk3288-qossysconùÿ® b[qos@ffaf0000rockchip,rk3288-qossysconùÿ¯ bYqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ bZdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´p{–5Á üapb_pclkb^efuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q üpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400x�@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ bpinctrlrockchip,rk3288-pinctrl6<àŠgpio@ff750000rockchip,gpio-bankùÿu ´Q5@ž®x�bEgpio@ff780000rockchip,gpio-bankùÿx ´R5Až®x�bƒgpio@ff790000rockchip,gpio-bankùÿy ´S5Bž®x�gpio@ff7a0000rockchip,gpio-bankùÿz ´T5Cž®x�gpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5Dž®x�b@gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5Ež®x�gpio@ff7d0000rockchip,gpio-bankùÿ} ´W5Fž®x�gpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5Gž®x�bˆgpio@ff7f0000rockchip,gpio-bankùÿ ´Y5Hž®x�hdmihdmi-cec-c0º{buhdmi-cec-c7º{hdmi-ddc º{{hdmi-ddc-unwedge º|{pcfg-output-lowÈb|pcfg-pull-upÓb}pcfg-pull-downàb~pcfg-pull-noneïb{pcfg-pull-none-12maïü b�suspendglobal-pwroffº{bGddrio-pwroffº{ddr0-retentionº}ddr1-retentionº}edpedp-hpdº ~i2c0i2c0-xfer º{{bDi2c1i2c1-xfer º{{b,i2c2i2c2-xfer º { {bKi2c3i2c3-xfer º{{b-i2c4i2c4-xfer º{{b.i2c5i2c5-xfer º{{b/i2s0i2s0-bus`º{{{{{{b`lcdclcdc-ctl@º{{{{bnsdmmcsdmmc-clkºb sdmmc-cmdº€bsdmmc-cdº}bsdmmc-bus1º}sdmmc-bus4@º€€€€bsdmmc-pwrº {b‰sdio0sdio0-bus1º}sdio0-bus4@º}}}}bsdio0-cmdº}bsdio0-clkº{bsdio0-cdº}sdio0-wpº}sdio0-pwrº}sdio0-bkpwrº}sdio0-intº}bsdio1sdio1-bus1º}sdio1-bus4@º}}}}sdio1-cdº}sdio1-wpº}sdio1-bkpwrº}sdio1-intº}sdio1-cmdº}sdio1-clkº{sdio1-pwrº }emmcemmc-clkº{bemmc-cmdº}bemmc-pwrº }bemmc-bus1º}emmc-bus4@º}}}}emmc-bus8€º}}}}}}}}bspi0spi0-clkº }b spi0-cs0º }b#spi0-txº}b!spi0-rxº}b"spi0-cs1º}spi1spi1-clkº }b$spi1-cs0º }b'spi1-rxº}b&spi1-txº}b%spi2spi2-cs1º}spi2-clkº}b(spi2-cs0º}b+spi2-rxº}b*spi2-txº }b)uart0uart0-xfer º}{b0uart0-ctsº}uart0-rtsº{uart1uart1-xfer º} {b1uart1-ctsº }uart1-rtsº {uart2uart2-xfer º}{b2uart3uart3-xfer º}{b3uart3-ctsº }uart3-rtsº {uart4uart4-xfer º}{b4uart4-ctsº }uart4-rtsº {tsadcotp-pinº {b:otp-outº {b;pwm0pwm0-pinº{bLpwm1pwm1-pinº{bMpwm2pwm2-pinº{bNpwm3pwm3-pinº{bOgmacrgmii-pinsðº{{{{����{{{ ��{{b?rmii-pins º{{{{{{{{{{spdifspdif-txº {b_pcfg-pull-none-drv-8maübpcfg-pull-up-drv-8maÓüb€backlightbl-enº{buttonspwrbtnº}b‚eth_phyeth-phy-pwrº{pmicpmic-intº}bFdvs-1º ~bHdvs-2º ~bIusbhost-vbus-drvº{pwr-3gº{sdiowifi-enable º{{b…chosen serial2:115200n8memoryù€ímemoryexternal-gmac-clock fixed-clock´‘sY@ ¡ext_gmacb=gpio-keys gpio-keys |defaultŠ‚button “E "t -GPIO Key Power 3º Ddgpio-leds gpio-ledsled-0 “ƒ Vmmc0led-1 “ƒ Vheartbeatled-2 “E Vdefault-onsdio-pwrseqmmc-pwrseq-simple5„ üext_clock|defaultŠ… l@@bsoundsimple-audio-card xi2s ‘rockchip,tinker-codec ¨simple-audio-card,codec †simple-audio-card,cpu ‡vsys-regulatorregulator-fixed²vcc_sys‚LK@šLK@\pbJsdmmc-regulatorregulator-fixed ïˆ |defaultЉ²vcc_sd‚2Z š2Z  ̆  Ý #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedbroken-cddisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50mmc-hs200-1_8vmmc-ddr-1_8v#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-modephy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizedvs-gpiosrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellssdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthstdout-pathautorepeatlinux,codelabellinux,input-typedebounce-intervallinux,default-triggerreset-gpiossimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssound-daistartup-delay-usvin-supply