Ð þí¢ô8˜¨( L˜p#radxa,rock2-squarerockchip,rk3288&7Radxa Rock 2 Squarealiases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbopp-table-0operating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-312000000u˜¾| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ö opp-1608000000u_Ø"|™preserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clock‘n6¡xin24m´b timerarm,armv7-timerÁ0´   ‘n6åtimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  üpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ 5ÈDrvübiuciuciu-driveciu-sample ´ ùÿ @ý€'reset3okay:DVgÈy„default’ œ¨mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ 5ÉEswübiuciuciu-driveciu-sample ´!ùÿ @ý�'reset3okay:VµÂÍ„default’œ¨mmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ 5ÊFtxübiuciuciu-driveciu-sample ´"ùÿ@ý‚'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ 5ËGuyübiuciuciu-driveciu-sample ´#ùÿ@ýƒ'reset3okay:DyÍ„default ’œ¨saradc@ff100000rockchip,saradcùÿ ´$Û5I[üsaradcapb_pclkýW 'saradc-apb3okayíb‚spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARüspiclkapb_pclkù  þtxrx ´,„default’ !"#ùÿ 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSüspiclkapb_pclkù þtxrx ´-„default’$%&'ùÿ 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTüspiclkapb_pclkùþtxrx ´.„default’()*+ùÿ 3disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>üi2c5M„default’, 3disabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?üi2c5O„default’- 3disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@üi2c5P„default’. 3disabledi2c@ff170000rockchip,rk3288-i2cùÿ ´Aüi2c5Q„default’/3okaybtserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´75MUübaudclkapb_pclkùþtxrx„default’0 3disabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´85NVübaudclkapb_pclkùþtxrx„default’1 3disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´95OWübaudclkapb_pclk„default’23okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:5PXübaudclkapb_pclkùþtxrx„default’3 3disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;5QYübaudclkapb_pclkù  þtxrx„default’4 3disableddma-controller@ff250000arm,pl330arm,primecellùÿ%@´*E5 üapb_pclkbthermal-zonesreserve-thermal\èrˆ€5cpu-thermal\drˆ€5tripscpu_alert0�pœÐôpassiveb6cpu_alert1�$øœÐôpassiveb7cpu_crit�_�œÐ ôcriticalcooling-mapsmap0§60¬ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1§70¬ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal\drˆ€5tripsgpu_alert0�pœÐôpassiveb8gpu_crit�_�œÐ ôcriticalcooling-mapsmap0§8 ¬9ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZütsadcapb_pclkýŸ 'tsadc-apb„initdefaultsleep’:»;Å:Ïå<òs3okay  b5ethernet@ff290000rockchip,rk3288-gmacùÿ)´;macirqeth_wake_irqå<85—fgc˜Ä]Müstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB 'stmmaceth3okayK—[=rinputrgmiiˆ>„default’?@ “A£ ¹'u0Î×0usb@ff500000 generic-ehciùÿP ´5ÂàBåusb3okayusb@ff520000 generic-ohciùÿR ´)5ÂàBåusb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃüotgïhostàC åusb2-phy÷3okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áüotgïotg /€€@@ àD åusb2-phy3okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 3disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´*E5Á üapb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<üi2c5L„default’E3okayact8846@5aactive-semi,act8846ùZ>VbFnGzF…F�F›FregulatorsREG1¦VCC_DDRµO€ÍO€åREG2¦VCC_IOµ2Z Í2Z åbREG3¦VDD_LOGµB@ÍB@åREG4¦VCC_20µ„€Í„€åbGREG5 ¦VCCIO_SDµ2Z Í2Z åbREG6 ¦VDD10_LCDµB@ÍB@åREG7 ¦VCCA_CODECµ2Z Í2Z åREG8¦VCCA_TPµ2Z Í2Z åREG9 ¦VCCIO_PMUµ2Z Í2Z åb>REG10¦VDD_10µB@ÍB@åREG11¦VCC_18µw@Íw@åbREG12 ¦VCC18_LCDµw@Íw@åsyr827@40silergy,syr827ù@ùå(,¦vdd_cpuµ øPÍ™pD@YFb syr828@41silergy,syr828ùAùå(,µ øPÍ™p¦vdd_gpuD@YFbyrtc@51haoyu,hym8563ùQ´¡xin32k&H´„default’IbŽi2c@ff660000rockchip,rk3288-i2cùÿf ´=üi2c5N„default’J3okayes8388@10everest,es8388everest,es8328ùdp|}5qbŒpwm@ff680000rockchip,rk3288-pwmùÿh‰„default’K5_ 3disabledpwm@ff680010rockchip,rk3288-pwmùÿh‰„default’L5_ 3disabledpwm@ff680020rockchip,rk3288-pwmùÿh ‰„default’M5_ 3disabledpwm@ff680030rockchip,rk3288-pwmùÿh0‰„default’N5_ 3disabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controller”Kh[ bapower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$¨OPQRSTUVW”power-domain@11ù 5Ïop¨XY”power-domain@12ù 5ÐܨZ”power-domain@13ù 5À¨[\”reboot-modesyscon-reboot-mode¯”¶RBÃÂRBÃÐRBà àRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 üxin24må<´ìHKÑÝjÒÞk$ù#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀbsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwb<edp-phyrockchip,rk3288-dp-phy5hü24m 3disabledbqio-domains"rockchip,rk3288-io-voltage-domain3okay&0;I>W>eu��usbphyrockchip,rk3288-usb-phy3okayusb-phy@320ù 5]üphyclk´ý… 'phy-resetbDusb-phy@334ù45^üphyclk´ýˆ 'phy-reset›]bBusb-phy@348ùH5_üphyclk´ý‹ 'phy-resetbCwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O3okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹§5TÐ ümclkhclkù^þtx ´6„default’_å<3okayb‡i2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰§ ´55RÎüi2s_clki2s_hclkù^^þtxrx„default’`¸Ó3okayb�crypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áüaclkhclksclkapb_pclký® 'crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ üaclkifaceí 3disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ üaclkifaceíú 3disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjüaclkhclksclka ýilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑüaclk_vopdclk_vophclk_vopa ýdef 'axiahbdclk#b3okayportb endpoint@0ù*cbuendpoint@1ù*dbrendpoint@2ù*eblendpoint@3ù*fboiommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ üaclkifacea í3okaybbvop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òüaclk_vopdclk_vophclk_vopa ý°±² 'axiahbdclk#g3okayportb endpoint@0ù*hbvendpoint@1ù*ibsendpoint@2ù*jbmendpoint@3ù*kbpiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ üaclkifacea í3okaybgmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ürefpclka å< 3disabledportsportendpoint@0ù*lbeendpoint@1ù*mbjlvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g üpclk_lvds„lcdc’na å< 3disabledportsport@0ùendpoint@0ù*obfendpoint@1ù*pbkdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icüdppclkàqådpa ýo'dpå< 3disabledportsport@0ùendpoint@0ù*rbdendpoint@1ù*sbihdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜§å< ´g5hmnüiahbisfrceca 3okay:tportsportendpoint@0ù*ubcendpoint@1ù*vbhvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   ;vepuvdpu5ÐÜ üaclkhclk#wa iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ üaclkifaceía bwiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ üaclkifaceí 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ ;jobmmugpu5Àxa 3okayFyb9opp-table-1operating-points-v2bxopp-100000000uõá|~ðopp-200000000u ëÂ|~ðopp-300000000uá£|B@opp-400000000uׄ|Èàopp-600000000u#ÃF|Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª b[qos@ffaa0080rockchip,rk3288-qossysconùÿª€ b\qos@ffad0000rockchip,rk3288-qossysconùÿ­ bPqos@ffad0100rockchip,rk3288-qossysconùÿ­ bQqos@ffad0180rockchip,rk3288-qossysconùÿ­€ bRqos@ffad0400rockchip,rk3288-qossysconùÿ­ bSqos@ffad0480rockchip,rk3288-qossysconùÿ­€ bTqos@ffad0500rockchip,rk3288-qossysconùÿ­ bOqos@ffad0800rockchip,rk3288-qossysconùÿ­ bUqos@ffad0880rockchip,rk3288-qossysconùÿ­€ bVqos@ffad0900rockchip,rk3288-qossysconùÿ­ bWqos@ffae0000rockchip,rk3288-qossysconùÿ® bZqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ bXqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ bYdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´*E5Á üapb_pclkb^efuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q üpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400Rg@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ bpinctrlrockchip,rk3288-pinctrlå<àŠgpio@ff750000rockchip,gpio-bankùÿu ´Q5@xˆRgbHgpio@ff780000rockchip,gpio-bankùÿx ´R5AxˆRggpio@ff790000rockchip,gpio-bankùÿy ´S5BxˆRggpio@ff7a0000rockchip,gpio-bankùÿz ´T5CxˆRgb�gpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5DxˆRgbAgpio@ff7c0000rockchip,gpio-bankùÿ| ´V5ExˆRggpio@ff7d0000rockchip,gpio-bankùÿ} ´W5FxˆRggpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5GxˆRgb„gpio@ff7f0000rockchip,gpio-bankùÿ ´Y5HxˆRgb…hdmihdmi-cec-c0”zhdmi-cec-c7”zhdmi-ddc ”zzhdmi-ddc-unwedge ”{zpcfg-output-low¢b{pcfg-pull-up­b|pcfg-pull-downºb}pcfg-pull-noneÉbzpcfg-pull-none-12maÉÖ b~suspendglobal-pwroff”zddrio-pwroff”zddr0-retention”|ddr1-retention”|edpedp-hpd” }i2c0i2c0-xfer ”zzbEi2c1i2c1-xfer ”zzb,i2c2i2c2-xfer ” z zbJi2c3i2c3-xfer ”zzb-i2c4i2c4-xfer ”zzb.i2c5i2c5-xfer ”zzb/i2s0i2s0-bus`”zzzzzzb`lcdclcdc-ctl@”zzzzbnsdmmcsdmmc-clk”zb sdmmc-cmd”|bsdmmc-cd”|bsdmmc-bus1”|sdmmc-bus4@”||||bsdmmc-pwr” zb‘sdio0sdio0-bus1”|sdio0-bus4@”||||bsdio0-cmd”|bsdio0-clk”zbsdio0-cd”|sdio0-wp”|sdio0-pwr”|sdio0-bkpwr”|sdio0-int”|bsdio1sdio1-bus1”|sdio1-bus4@”||||sdio1-cd”|sdio1-wp”|sdio1-bkpwr”|sdio1-int”|sdio1-cmd”|sdio1-clk”zsdio1-pwr” |emmcemmc-clk”zbemmc-cmd”|bemmc-pwr” |emmc-bus1”|emmc-bus4@”||||emmc-bus8€”||||||||bemmc-reset” zb€spi0spi0-clk” |b spi0-cs0” |b#spi0-tx”|b!spi0-rx”|b"spi0-cs1”|spi1spi1-clk” |b$spi1-cs0” |b'spi1-rx”|b&spi1-tx”|b%spi2spi2-cs1”|spi2-clk”|b(spi2-cs0”|b+spi2-rx”|b*spi2-tx” |b)uart0uart0-xfer ”|zb0uart0-cts”|uart0-rts”zuart1uart1-xfer ”| zb1uart1-cts” |uart1-rts” zuart2uart2-xfer ”|zb2uart3uart3-xfer ”|zb3uart3-cts” |uart3-rts” zuart4uart4-xfer ”|zb4uart4-cts” |uart4-rts” ztsadcotp-pin” zb:otp-out” zb;pwm0pwm0-pin”zbKpwm1pwm1-pin”zbLpwm2pwm2-pin”zbMpwm3pwm3-pin”zbNgmacrgmii-pinsð”zzzz~~~~zzz ~~zzb?rmii-pins ”zzzzzzzzzzphy-rst”b@spdifspdif-tx” zb_pcfg-output-highåbirir-int”|b†keyspwr-key”|bƒpmicpmic-int”|bIheadphonehp-det”zb‹phone-ctl”|bŠusbhost-vbus-drv”zb�satasata-pwr-en” zb‰sdiowifi-enable”zb�memory@0ù€ímemoryemmc-pwrseqmmc-pwrseq-emmc’€„default ñ� bexternal-gmac-clock fixed-clock´‘sY@ ¡ext_gmacb=flash-regulatorregulator-fixed ¦vcc_flashµw@Íw@ý–Ybvsys-regulatorregulator-fixed¦vcc_sysµLK@ÍLK@åbFchosen serial2:115200n8adc-keys adc-keys ‚ &buttons 7w@button-recovery QRecovery Wh bgpio-keys gpio-keyskey-power ÷H QGPIO Power Wt„default’ƒ |gpio-leds gpio-ledsled-0 ÷„ Qrock2:green:state1 Šheartbeatled-1 ÷H  Qrock2:blue:state2 Šmmc0ir-receivergpio-ir-receiver ÷…„default’†soundsimple-audio-card  SPDIFsimple-audio-card,dai-link@1cpu ·‡codec ·ˆsata-prw-regulatorregulator-fixed Á žH „default’‰å ¦sata_pwrspdif-outlinux,spdif-dit§bˆsound-i2srockchip,rk3288-hdmi-analog„default’Š‹ ÔŒ é„ ÿ… � ,I2S ;AnalogLOUT2AnalogROUT2sdio-pwrseqmmc-pwrseq-simple5Ž üext_clock„default’� ñAbvcc-host-regulatorregulator-fixed Á žH„default’� ¦vcc_hostb]sdmmc-regulatorregulator-fixed ž„ „default’‘¦vcc_sdµ2Z Í2Z Yb #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqmmc-pwrseqnon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-modephy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usrx_delaytx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizesystem-power-controllerinl1-supplyinl2-supplyinl3-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onfcs,suspend-voltage-selectorregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplyAVDD-supplyDVDD-supplyHPVDD-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supplyvbus-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highreset-gpiosstartup-delay-usstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltwakeup-sourcelinux,default-triggersimple-audio-card,namesound-daienable-active-highrockchip,audio-codecrockchip,hp-det-gpiosrockchip,hp-en-gpiosrockchip,i2s-controllerrockchip,modelrockchip,routing