Ð þíœ,8“`(Ì“(7radxa,rockpi-n8vamrs,rk3288-vmarc-somrockchip,rk3288&7Radxa ROCK Pi N8aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rVcpu@501ícpuarm,cortex-a12ùý'œ@5<rVcpu@502ícpuarm,cortex-a12ùý'œ@5<rVcpu@503ícpuarm,cortex-a12ùý'œ@5<rVopp-table-0operating-points-v2^Vopp-126000000i‚›€p » opp-216000000i ßæp » opp-312000000i˜¾p » opp-408000000iQ–p » opp-600000000i#ÃFp » opp-696000000i)|p~ðopp-816000000i0£,pB@opp-1008000000i<Üp�opp-1200000000iG†ŒpÈàopp-1416000000iTfrpO€opp-1512000000iZJpÖ opp-1608000000i_Ø"p™preserved-memory~dma-unusable@fe000000ùþoscillator fixed-clock…n6•xin24m¨V timerarm,armv7-timerµ0´   …n6Ùtimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  ðpclktimerdisplay-subsystemrockchip,display-subsystemü mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ 5ÈDrvðbiuciuciu-driveciu-sample ´ ùÿ @ý€reset'okay.8J[f sdefault� mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ 5ÉEswðbiuciuciu-driveciu-sample ´!ùÿ @ý�reset'okay.J‹˜®¹sdefault �Çmmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ 5ÊFtxðbiuciuciu-driveciu-sample ´"ùÿ@ý‚reset 'disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ 5ËGuyðbiuciuciu-driveciu-sample ´#ùÿ@ýƒreset'okay.8[¹sdefault�Õfsaradc@ff100000rockchip,saradcùÿ ´$á5I[ðsaradcapb_pclkýW saradc-apb 'disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARðspiclkapb_pclkó  øtxrx ´,sdefault�ùÿ 'disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSðspiclkapb_pclkó øtxrx ´-sdefault� !"#ùÿ 'disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTðspiclkapb_pclkóøtxrx ´.sdefault�$%&'ùÿ 'disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>ði2c5Msdefault�('okay…€rtc@51haoyu,hym8563ùQ&)´¨•hym8563sdefault�*Vi2c@ff150000rockchip,rk3288-i2cùÿ ´?ði2c5Osdefault�+ 'disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@ði2c5Psdefault�, 'disabledi2c@ff170000rockchip,rk3288-i2cùÿ ´Aði2c5Qsdefault�-'okayVrserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7 5MUðbaudclkapb_pclkóøtxrxsdefault�./'okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8 5NVðbaudclkapb_pclkóøtxrxsdefault�0 'disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9 5OWðbaudclkapb_pclksdefault�1'okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´: 5PXðbaudclkapb_pclkóøtxrxsdefault�2 'disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´; 5QYðbaudclkapb_pclkó  øtxrxsdefault�3 'disableddma-controller@ff250000arm,pl330arm,primecellùÿ%@´$?5 ðapb_pclkVthermal-zonesreserve-thermalVèlˆz4cpu-thermalVdlˆz4tripscpu_alert0Šp–ÐôpassiveV5cpu_alert1Š$ø–ÐôpassiveV6cpu_critŠ_�–Ð ôcriticalcooling-mapsmap0¡50¦ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1¡60¦ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalVdlˆz4tripsgpu_alert0Šp–ÐôpassiveV7gpu_critŠ_�–Ð ôcriticalcooling-mapsmap0¡7 ¦8ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZðtsadcapb_pclkýŸ tsadc-apbsinitdefaultsleep�9µ:¿9Éß;ìs 'disabledV4ethernet@ff290000rockchip,rk3288-gmacùÿ)´macirqeth_wake_irqß;85—fgc˜Ä]Mðstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB stmmaceth'okay<*input7rgmiisdefault�=@ V'ÃPk(t}—� ˜>usb@ff500000 generic-ehciùÿP ´5¨?­usb'okayusb@ff520000 generic-ohciùÿR ´)5¨?­usb'okayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5Ãðotg·host¨@ ­usb2-phy¿'okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áðotg·otgÖè÷€€@@ ¨A ­usb2-phy'okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 'disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´$?5Á ðapb_pclk 'disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<ði2c5Lsdefault�B'okay…€pmic@1brockchip,rk808ù&C´sdefault�DE'¨•rk808-clkout1rk808-clkout25FAFMFYFeFqF}‰•F¢F¯¼regulatorsDCDC_REG1Évdd_armØìþ q°\Àregulator-state-mem.DCDC_REG2Évdd_gpuØìþ øPÐGpregulator-state-mem.DCDC_REG3Évcc_ddrØìregulator-state-mem\DCDC_REG4Évcc_ioØìþ2Z 2Z Vregulator-state-mem\t2Z LDO_REG1Évcc_tpØìþ2Z 2Z regulator-state-mem.LDO_REG2 Évcca_codecØìþ2Z 2Z regulator-state-mem\t2Z LDO_REG3Évdd_10ØìþB@B@regulator-state-mem\tB@LDO_REG4Évcc_wlØìþw@w@V[regulator-state-mem\LDO_REG5 Évccio_sdØìþw@2Z V regulator-state-mem\t2Z LDO_REG6 Évdd10_lcdØìþB@B@regulator-state-mem.LDO_REG7Évcc_18Øìþw@w@VZregulator-state-mem\tw@LDO_REG8 Évcc18_lcdØìþw@w@regulator-state-mem.SWITCH_REG1Évcc_sdØìregulator-state-mem.SWITCH_REG2Évcc_lcdØìregulator-state-mem.i2c@ff660000rockchip,rk3288-i2cùÿf ´=ði2c5Nsdefault�G 'disabledpwm@ff680000rockchip,rk3288-pwmùÿh�sdefault�H5_'okaypwm@ff680010rockchip,rk3288-pwmùÿh�sdefault�I5_ 'disabledpwm@ff680020rockchip,rk3288-pwmùÿh �sdefault�J5_'okaypwm@ff680030rockchip,rk3288-pwmùÿh0�sdefault�K5_ 'disabledsram@ff700000 mmio-sramùÿp€~ÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsVpower-controller!rockchip,rk3288-power-controller›}h V_power-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$¯LMNOPQRST›power-domain@11ù 5Ïop¯UV›power-domain@12ù 5ÐܯW›power-domain@13ù 5À¯XY›reboot-modesyscon-reboot-mode¶”½RBÃÉRBÃ×RBà çRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 ðxin24mß;¨óH}ÑÝjÒÞk$#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀVsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwV;edp-phyrockchip,rk3288-dp-phy5hð24m 'disabledVoio-domains"rockchip,rk3288-io-voltage-domain'okay *8ZHV d[usbphyrockchip,rk3288-usb-phy'okayusb-phy@320ù 5]ðphyclk¨ý… phy-resetVAusb-phy@334ù45^ðphyclk¨ýˆ phy-resetV?usb-phy@348ùH5_ðphyclk¨ý‹ phy-resetV@watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O 'disabledsound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹p5TÐ ðmclkhclkó\øtx ´6sdefault�]ß; 'disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰p ´55RÎði2s_clki2s_hclkó\\øtxrxsdefault�^�œ 'disabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áðaclkhclksclkapb_pclký® crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ ðaclkiface¶ 'disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ ðaclkiface¶Ã 'disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjðaclkhclksclkÞ_ ýilm coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑðaclk_vopdclk_vophclk_vopÞ_ ýdef axiahbdclkì`'okayportV endpoint@0ùóaVtendpoint@1ùóbVpendpoint@2ùócVjendpoint@3ùódVmiommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ ðaclkifaceÞ_ ¶'okayV`vop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òðaclk_vopdclk_vophclk_vopÞ_ ý°±² axiahbdclkìe'okayportV endpoint@0ùófVuendpoint@1ùógVqendpoint@2ùóhVkendpoint@3ùóiVniommu@ff940300rockchip,iommuùÿ” ´5ÆÒ ðaclkifaceÞ_ ¶'okayVemipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ðrefpclkÞ_ ß; 'disabledportsportendpoint@0ùójVcendpoint@1ùókVhlvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g ðpclk_lvdsslcdc�lÞ_ ß; 'disabledportsport@0ùendpoint@0ùómVdendpoint@1ùónVidp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icðdppclk¨o­dpÞ_ ýodpß; 'disabledportsport@0ùendpoint@0ùópVbendpoint@1ùóqVghdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜ pß; ´g5hmnðiahbisfrcecÞ_ 'okayrsdefault�sportsportendpoint@0ùótVaendpoint@1ùóuVfvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   vepuvdpu5ÐÜ ðaclkhclkìvÞ_ iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ ðaclkiface¶Þ_ Vviommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ ðaclkiface¶ 'disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ jobmmugpu5ÀwÞ_  'disabledV8opp-table-1operating-points-v2Vwopp-100000000iõáp~ðopp-200000000i ëÂp~ðopp-300000000iá£pB@opp-400000000iׄpÈàopp-600000000i#ÃFpÐqos@ffaa0000rockchip,rk3288-qossysconùÿª VXqos@ffaa0080rockchip,rk3288-qossysconùÿª€ VYqos@ffad0000rockchip,rk3288-qossysconùÿ­ VMqos@ffad0100rockchip,rk3288-qossysconùÿ­ VNqos@ffad0180rockchip,rk3288-qossysconùÿ­€ VOqos@ffad0400rockchip,rk3288-qossysconùÿ­ VPqos@ffad0480rockchip,rk3288-qossysconùÿ­€ VQqos@ffad0500rockchip,rk3288-qossysconùÿ­ VLqos@ffad0800rockchip,rk3288-qossysconùÿ­ VRqos@ffad0880rockchip,rk3288-qossysconùÿ­€ VSqos@ffad0900rockchip,rk3288-qossysconùÿ­ VTqos@ffae0000rockchip,rk3288-qossysconùÿ® VWqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ VUqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ VVdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´$?5Á ðapb_pclkV\efuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q ðpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400$@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ Vpinctrlrockchip,rk3288-pinctrlß;à~gpio@ff750000rockchip,gpio-bankùÿu ´Q5@5E$VCgpio@ff780000rockchip,gpio-bankùÿx ´R5A5E$gpio@ff790000rockchip,gpio-bankùÿy ´S5B5E$gpio@ff7a0000rockchip,gpio-bankùÿz ´T5C5E$gpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5D5E$V>gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5E5E$V)gpio@ff7d0000rockchip,gpio-bankùÿ} ´W5F5E$gpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5G5E$gpio@ff7f0000rockchip,gpio-bankùÿ ´Y5H5E$hdmihdmi-cec-c0QxVshdmi-cec-c7Qxhdmi-ddc Qxxhdmi-ddc-unwedge Qyxpcfg-output-low_Vypcfg-pull-upjVzpcfg-pull-downwV{pcfg-pull-none†Vxpcfg-pull-none-12ma†“ V~suspendglobal-pwroffQxVEddrio-pwroffQxddr0-retentionQzddr1-retentionQzedpedp-hpdQ {i2c0i2c0-xfer QxxVBi2c1i2c1-xfer QxxV(i2c2i2c2-xfer Q x xVGi2c3i2c3-xfer QxxV+i2c4i2c4-xfer QxxV,i2c5i2c5-xfer QxxV-i2s0i2s0-bus`QxxxxxxV^lcdclcdc-ctl@QxxxxVlsdmmcsdmmc-clkQ|V sdmmc-cmdQ}Vsdmmc-cdQzVsdmmc-bus1Qzsdmmc-bus4@Q}}}}Vsdio0sdio0-bus1Qzsdio0-bus4@QzzzzVsdio0-cmdQzVsdio0-clkQxVsdio0-cdQzsdio0-wpQzsdio0-pwrQzsdio0-bkpwrQzsdio0-intQzsdio1sdio1-bus1Qzsdio1-bus4@Qzzzzsdio1-cdQzsdio1-wpQzsdio1-bkpwrQzsdio1-intQzsdio1-cmdQzsdio1-clkQxsdio1-pwrQ zemmcemmc-clkQxVemmc-cmdQzVemmc-pwrQ zVemmc-bus1Qzemmc-bus4@Qzzzzemmc-bus8€QzzzzzzzzVspi0spi0-clkQ zVspi0-cs0Q zVspi0-txQzVspi0-rxQzVspi0-cs1Qzspi1spi1-clkQ zV spi1-cs0Q zV#spi1-rxQzV"spi1-txQzV!spi2spi2-cs1Qzspi2-clkQzV$spi2-cs0QzV'spi2-rxQzV&spi2-txQ zV%uart0uart0-xfer QzxV.uart0-ctsQzV/uart0-rtsQxuart1uart1-xfer Qz xV0uart1-ctsQ zuart1-rtsQ xuart2uart2-xfer QzxV1uart3uart3-xfer QzxV2uart3-ctsQ zuart3-rtsQ xuart4uart4-xfer QzxV3uart4-ctsQ zuart4-rtsQ xtsadcotp-pinQ xV9otp-outQ xV:pwm0pwm0-pinQxVHpwm1pwm1-pinQxVIpwm2pwm2-pinQxVJpwm3pwm3-pinQxVKgmacrgmii-pinsðQxxxx~~~~xxx ~~xxV=rmii-pins Qxxxxxxxxxxspdifspdif-txQ xV]hym8563hym8563-intQzV*pcfg-pull-none-drv-8ma“V|pcfg-pull-up-drv-8maj“V}pmicpmic-intQzVDsdio-pwrseqwifi-enable-hQxV€vbus_hostusb1-en-ocQzV‚vbus_typecusb0-en-ocQ zVƒexternal-gmac-clock fixed-clock…sY@ •clkin_gmac¨V<sdio-pwrseqmmc-pwrseq-simple5 ðext_clocksdefault�€ ¢>Vvcc12v-dcin-regulatorregulator-fixed Évcc12v_dcinØìþ··V�vcc5v0-sys-regulatorregulator-fixed Évcc5v0_sysØìþLK@LK@®�VFvbus-hostregulator-fixedsdefault�‚ Évbus_hostØ®F¹ £Cvbus-typecregulator-fixedsdefault�ƒ Évbus_typecØ®F¹ £C vccio-flash-regulatorregulator-fixed Évccio_flashþw@w@®V #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvqmmc-supplypinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vmmc-supply#io-channel-cellsdmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-tempinterrupt-namesassigned-clock-parentsclock_in_outphy-modesnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayassigned-clocksphy-supplysnps,reset-gpiophysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-off-in-suspendregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplyflash0-supplygpio1830-supplygpio30-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthreset-gpiosvin-supplyenable-active-high