Ð þí–ª8Ž„(&ŽLnetxeon,r89rockchip,rk3288& 7Netxeon R89aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV acpu@501ícpuarm,cortex-a12ùý'œ@5<rV acpu@502ícpuarm,cortex-a12ùý'œ@5<rV acpu@503ícpuarm,cortex-a12ùý'œ@5<rV aopp-table-0operating-points-v2iaopp-126000000t‚›€{ » opp-216000000t ßæ{ » opp-312000000t˜¾{ » opp-408000000tQ–{ » opp-600000000t#ÃF{ » opp-696000000t)|{~ðopp-816000000t0£,{B@opp-1008000000t<Ü{�opp-1200000000tG†Œ{Èàopp-1416000000tTfr{O€opp-1512000000tZJ{Ö opp-1608000000t_Ø"{™preserved-memory‰dma-unusable@fe000000ùþoscillator fixed-clock�n6 xin24m³a timerarm,armv7-timerÀ0´   �n6ätimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  ûpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc ðÑ€ 5ÈDrvûbiuciuciu-driveciu-sample ´ ùÿ @ý€&reset2okay9CUfÈxƒdefault‘ ›§mmc@ff0d0000rockchip,rk3288-dw-mshc ðÑ€ 5ÉEswûbiuciuciu-driveciu-sample ´!ùÿ @ý�&reset 2disabledmmc@ff0e0000rockchip,rk3288-dw-mshc ðÑ€ 5ÊFtxûbiuciuciu-driveciu-sample ´"ùÿ@ý‚&reset 2disabledmmc@ff0f0000rockchip,rk3288-dw-mshc ðÑ€ 5ËGuyûbiuciuciu-driveciu-sample ´#ùÿ@ýƒ&reset 2disabledsaradc@ff100000rockchip,saradcùÿ ´$´5I[ûsaradcapb_pclkýW &saradc-apb2okayÆspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARûspiclkapb_pclkÒ  ×txrx ´,ƒdefault‘ùÿ 2disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSûspiclkapb_pclkÒ ×txrx ´-ƒdefault‘ùÿ 2disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTûspiclkapb_pclkÒ×txrx ´.ƒdefault‘ ùÿ 2disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>ûi2c5Mƒdefault‘! 2disabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?ûi2c5Oƒdefault‘" 2disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@ûi2c5Pƒdefault‘# 2disabledi2c@ff170000rockchip,rk3288-i2cùÿ ´Aûi2c5Qƒdefault‘$2okayserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7áë5MUûbaudclkapb_pclkÒ×txrxƒdefault‘%2okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8áë5NVûbaudclkapb_pclkÒ×txrxƒdefault‘&2okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9áë5OWûbaudclkapb_pclkƒdefault‘'2okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:áë5PXûbaudclkapb_pclkÒ×txrxƒdefault‘(2okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;áë5QYûbaudclkapb_pclkÒ  ×txrxƒdefault‘)2okaydma-controller@ff250000arm,pl330arm,primecellùÿ%@´ø5 ûapb_pclkathermal-zonesreserve-thermal5èKˆY*cpu-thermal5dKˆY*tripscpu_alert0ipuÐôpassivea+cpu_alert1i$øuÐôpassivea,cpu_criti_�uÐ ôcriticalcooling-mapsmap0€+0…ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1€,0…ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal5dKˆY*tripsgpu_alert0ipuÐôpassivea-gpu_criti_�uÐ ôcriticalcooling-mapsmap0€- ….ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZûtsadcapb_pclkýŸ &tsadc-apbƒinitdefaultsleep‘/”0ž/¨¾1Ës2okayâùa*ethernet@ff290000rockchip,rk3288-gmacùÿ)´macirqeth_wake_irq¾185—fgc˜Ä]Mûstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB &stmmaceth2okay$2/rgmii8input E3U k'B@€—�4ƒdefault‘5§0°usb@ff500000 generic-ehciùÿP ´5¹6¾usb2okayusb@ff520000 generic-ohciùÿR ´)5¹6¾usb 2disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃûotgÈhost¹7 ¾usb2-phyÐ2okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁûotgÈotgçù€€@@ ¹8 ¾usb2-phy2okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 2disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´ø5Á ûapb_pclk 2disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<ûi2c5Lƒdefault‘92okaypmic@40silergy,syr827ù@4VDD_CPUC,_ øPw™p�@¤¸Ê:a pmic@41silergy,syr828ùA4VDD_GPUC,_ øPw™p�@¤¸Ê:rtc@51haoyu,hym8563ùQ³ xin32k&;´ƒdefault‘<pmic@5aactive-semi,act8846ùZƒdefault‘=>ÕregulatorsREG14VCC_DDR_O€wO€¤REG24VCC_IO_2Z w2Z ¤awREG34VDD_LOG_B@wB@¤REG44VCC_20_„€w„€¤REG5 4VCCIO_SD_2Z w2Z ¤aREG6 4VDD10_LCD_B@wB@¤REG74VCC_WL_2Z w2Z ¤REG84VCCA_33_2Z w2Z ¤REG94VCC_LAN_2Z w2Z ¤a2REG104VDD_10_B@wB@¤REG114VCC_18_w@ww@¤aREG12 4VCC18_LCD_w@ww@¤i2c@ff660000rockchip,rk3288-i2cùÿf ´=ûi2c5Nƒdefault‘? 2disabledpwm@ff680000rockchip,rk3288-pwmùÿhíƒdefault‘@5_2okaypwm@ff680010rockchip,rk3288-pwmùÿhíƒdefault‘A5_ 2disabledpwm@ff680020rockchip,rk3288-pwmùÿh íƒdefault‘B5_ 2disabledpwm@ff680030rockchip,rk3288-pwmùÿh0íƒdefault‘C5_ 2disabledsram@ff700000 mmio-sramùÿp€‰ÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsapower-controller!rockchip,rk3288-power-controllerø€h� aUpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ DEFGHIJKLøpower-domain@11ù 5Ïop MNøpower-domain@12ù 5ÐÜ Oøpower-domain@13ù 5À PQøreboot-modesyscon-reboot-mode”RBÃ&RBÃ4RBà DRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 ûxin24m¾1³PH€ÑÝjÒÞk$]#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀasyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwa1edp-phyrockchip,rk3288-dp-phy5hû24mr 2disabledaeio-domains"rockchip,rk3288-io-voltage-domain 2disabledusbphyrockchip,rk3288-usb-phy2okayusb-phy@320rù 5]ûphyclk³ý… &phy-reseta8usb-phy@334rù45^ûphyclk³ýˆ &phy-reseta6usb-phy@348rùH5_ûphyclk³ý‹ &phy-reseta7watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O2okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹}5TÐ ûmclkhclkÒR×tx ´6ƒdefault‘S¾1 2disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰} ´55RÎûi2s_clki2s_hclkÒRR×txrxƒdefault‘TŽ© 2disabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áûaclkhclksclkapb_pclký® &crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ ûaclkifaceà 2disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ ûaclkifaceÃÐ 2disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjûaclkhclksclkëU ýilm &coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑûaclk_vopdclk_vophclk_vopëU ýdef &axiahbdclkùV2okayporta endpoint@0ùWahendpoint@1ùXafendpoint@2ùYa`endpoint@3ùZaciommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ ûaclkifaceëU Ã2okayaVvop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òûaclk_vopdclk_vophclk_vopëU ý°±² &axiahbdclkù[2okayporta endpoint@0ù\aiendpoint@1ù]agendpoint@2ù^aaendpoint@3ù_adiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ ûaclkifaceëU Ã2okaya[mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ûrefpclkëU ¾1 2disabledportsportendpoint@0ù`aYendpoint@1ùaa^lvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g ûpclk_lvdsƒlcdc‘bëU ¾1 2disabledportsport@0ùendpoint@0ùcaZendpoint@1ùda_dp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icûdppclk¹e¾dpëU ýo&dp¾1 2disabledportsport@0ùendpoint@0ùfaXendpoint@1ùga]hdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜ë}¾1 ´g5hmnûiahbisfrcecëU 2okayportsportendpoint@0ùhaWendpoint@1ùia\video-codec@ff9a0000rockchip,rk3288-vpuùÿš´   vepuvdpu5ÐÜ ûaclkhclkùjëU iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ ûaclkifaceÃëU ajiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ ûaclkifaceà 2disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ jobmmugpu5ÀkëU  2disableda.opp-table-1operating-points-v2akopp-100000000tõá{~ðopp-200000000t ëÂ{~ðopp-300000000tá£{B@opp-400000000tׄ{Èàopp-600000000t#ÃF{Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª aPqos@ffaa0080rockchip,rk3288-qossysconùÿª€ aQqos@ffad0000rockchip,rk3288-qossysconùÿ­ aEqos@ffad0100rockchip,rk3288-qossysconùÿ­ aFqos@ffad0180rockchip,rk3288-qossysconùÿ­€ aGqos@ffad0400rockchip,rk3288-qossysconùÿ­ aHqos@ffad0480rockchip,rk3288-qossysconùÿ­€ aIqos@ffad0500rockchip,rk3288-qossysconùÿ­ aDqos@ffad0800rockchip,rk3288-qossysconùÿ­ aJqos@ffad0880rockchip,rk3288-qossysconùÿ­€ aKqos@ffad0900rockchip,rk3288-qossysconùÿ­ aLqos@ffae0000rockchip,rk3288-qossysconùÿ® aOqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ aMqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ aNdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´ø5Á ûapb_pclkaRefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q ûpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400%@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ apinctrlrockchip,rk3288-pinctrl¾1à‰gpio@ff750000rockchip,gpio-bankùÿu ´Q5@6F%a;gpio@ff780000rockchip,gpio-bankùÿx ´R5A6F%gpio@ff790000rockchip,gpio-bankùÿy ´S5B6F%gpio@ff7a0000rockchip,gpio-bankùÿz ´T5C6F%gpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5D6F%a3gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5E6F%gpio@ff7d0000rockchip,gpio-bankùÿ} ´W5F6F%gpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5G6F%asgpio@ff7f0000rockchip,gpio-bankùÿ ´Y5H6F%hdmihdmi-cec-c0Rlhdmi-cec-c7Rlhdmi-ddc Rllhdmi-ddc-unwedge Rmlpcfg-output-low`ampcfg-pull-upkanpcfg-pull-downxaopcfg-pull-none‡alpcfg-pull-none-12ma‡” apsuspendglobal-pwroffRlddrio-pwroffRlddr0-retentionRnddr1-retentionRnedpedp-hpdR oi2c0i2c0-xfer Rlla9i2c1i2c1-xfer Rlla!i2c2i2c2-xfer R l la?i2c3i2c3-xfer Rlla"i2c4i2c4-xfer Rlla#i2c5i2c5-xfer Rlla$i2s0i2s0-bus`RllllllaTlcdclcdc-ctl@Rllllabsdmmcsdmmc-clkRla sdmmc-cmdRnasdmmc-cdRnasdmmc-bus1Rnsdmmc-bus4@Rnnnnasdio0sdio0-bus1Rnsdio0-bus4@Rnnnnsdio0-cmdRnsdio0-clkRlsdio0-cdRnsdio0-wpRnsdio0-pwrRnsdio0-bkpwrRnsdio0-intRnsdio1sdio1-bus1Rnsdio1-bus4@Rnnnnsdio1-cdRnsdio1-wpRnsdio1-bkpwrRnsdio1-intRnsdio1-cmdRnsdio1-clkRlsdio1-pwrR nemmcemmc-clkRlemmc-cmdRnemmc-pwrR nemmc-bus1Rnemmc-bus4@Rnnnnemmc-bus8€Rnnnnnnnnspi0spi0-clkR naspi0-cs0R naspi0-txRnaspi0-rxRnaspi0-cs1Rnspi1spi1-clkR naspi1-cs0R naspi1-rxRnaspi1-txRnaspi2spi2-cs1Rnspi2-clkRnaspi2-cs0Rna spi2-rxRnaspi2-txR nauart0uart0-xfer Rnla%uart0-ctsRnuart0-rtsRluart1uart1-xfer Rn la&uart1-ctsR nuart1-rtsR luart2uart2-xfer Rnla'uart3uart3-xfer Rnla(uart3-ctsR nuart3-rtsR luart4uart4-xfer Rnla)uart4-ctsR nuart4-rtsR ltsadcotp-pinR la/otp-outR la0pwm0pwm0-pinRla@pwm1pwm1-pinRlaApwm2pwm2-pinRlaBpwm3pwm3-pinRlaCgmacrgmii-pinsðRllllpppplll pplla5rmii-pins Rllllllllllspdifspdif-txR laSpcfg-output-high£aqact8846pmic-vselRma=pwr-holdRqa>buttonspwrbtnRnaririr-intRnatpmicpmic-intRna<usbhost-vbus-drvRlauotg-vbus-drvR lavmemory@0ímemoryù€external-gmac-clock fixed-clock�sY@  ext_gmac³a4gpio-keys gpio-keys¯ƒdefault‘rkey-power º;ÀtËGPIO Key PowerÑâðdir-receivergpio-ir-receiver ºsƒdefault‘tvcc-host-regulatorregulator-fixed P;ƒdefault‘u 4vcc_host¤¸vcc-otg-regulatorregulator-fixed P; ƒdefault‘v4vcc_otg¤¸sdmmc-regulatorregulator-fixed 4sdmmc-supply_2Z w2Z  Ps † Êwasys-regulatorregulator-fixed 4sys-supply_LK@wLK@¤¸a: #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supply#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-enable-ramp-delayregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplysystem-power-controller#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highautorepeatgpioslinux,codelabellinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us