Ð þíŸ8•X( ½• *chipspark,popmetal-rk3288rockchip,rk3288&7PopMetal-RK3288aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV acpu@501ícpuarm,cortex-a12ùý'œ@5<rV acpu@502ícpuarm,cortex-a12ùý'œ@5<rV acpu@503ícpuarm,cortex-a12ùý'œ@5<rV aopp-table-0operating-points-v2iaopp-126000000t‚›€{ » opp-216000000t ßæ{ » opp-312000000t˜¾{ » opp-408000000tQ–{ » opp-600000000t#ÃF{ » opp-696000000t)|{~ðopp-816000000t0£,{B@opp-1008000000t<Ü{�opp-1200000000tG†Œ{Èàopp-1416000000tTfr{O€opp-1512000000tZJ{Ö opp-1608000000t_Ø"{™preserved-memory‰dma-unusable@fe000000ùþoscillator fixed-clock�n6 xin24m³a timerarm,armv7-timerÀ0´   �n6ätimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  ûpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc ðÑ€ 5ÈDrvûbiuciuciu-driveciu-sample ´ ùÿ @ý€&reset2okay9CUfÈxƒdefault‘ ›¨µÂÐÜmmc@ff0d0000rockchip,rk3288-dw-mshc ðÑ€ 5ÉEswûbiuciuciu-driveciu-sample ´!ùÿ @ý�&reset 2disabledmmc@ff0e0000rockchip,rk3288-dw-mshc ðÑ€ 5ÊFtxûbiuciuciu-driveciu-sample ´"ùÿ@ý‚&reset 2disabledmmc@ff0f0000rockchip,rk3288-dw-mshc ðÑ€ 5ËGuyûbiuciuciu-driveciu-sample ´#ùÿ@ýƒ&reset2okay9Céöƒdefault‘ÐÜsaradc@ff100000rockchip,saradcùÿ ´$5I[ûsaradcapb_pclkýW &saradc-apb 2disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARûspiclkapb_pclk%  *txrx ´,ƒdefault‘ùÿ 2disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSûspiclkapb_pclk% *txrx ´-ƒdefault‘ !ùÿ 2disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTûspiclkapb_pclk%*txrx ´.ƒdefault‘"#$%ùÿ 2disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>ûi2c5Mƒdefault‘&2okay�€ak8963@dasahi-kasei,ak8975ù &'´ƒdefault‘(4?l3g4200d@69st,l3g4200d-gyroJùi4Zmma8452@1d fsl,mma8452ù&'´ƒdefault‘)i2c@ff150000rockchip,rk3288-i2cùÿ ´?ûi2c5Oƒdefault‘*2okayi2c@ff160000rockchip,rk3288-i2cùÿ ´@ûi2c5Pƒdefault‘+2okayi2c@ff170000rockchip,rk3288-i2cùÿ ´Aûi2c5Qƒdefault‘,2okayasserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7gq5MUûbaudclkapb_pclk%*txrxƒdefault‘-2okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8gq5NVûbaudclkapb_pclk%*txrxƒdefault‘.2okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9gq5OWûbaudclkapb_pclkƒdefault‘/2okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:gq5PXûbaudclkapb_pclk%*txrxƒdefault‘02okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;gq5QYûbaudclkapb_pclk%  *txrxƒdefault‘12okaydma-controller@ff250000arm,pl330arm,primecellùÿ%@´~‰¤5 ûapb_pclkathermal-zonesreserve-thermal»èшß2cpu-thermal»dшß2tripscpu_alert0ïpûÐôpassivea3cpu_alert1ï$øûÐôpassivea4cpu_critï_�ûÐ ôcriticalcooling-mapsmap030 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap140 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal»dшß2tripsgpu_alert0ïpûÐôpassivea5gpu_critï_�ûÐ ôcriticalcooling-mapsmap05  6ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZûtsadcapb_pclkýŸ &tsadc-apbƒinitdefaultsleep‘78$7.D9Qs2okayha2ethernet@ff290000rockchip,rk3288-gmacùÿ)´šmacirqeth_wake_irqD985—fgc˜Ä]Mûstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB &stmmaceth2okayª:µrgmii¾input Ë;Û ñ'B@—<ƒdefault‘=-06usb@ff500000 generic-ehciùÿP ´5Â?>Dusb 2disabledusb@ff520000 generic-ohciùÿR ´)5Â?>Dusb 2disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃûotgNhost?? Dusb2-phyV 2disabledusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁûotgNotgmŽ€€@@ ?@ Dusb2-phy2okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 2disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´~‰¤5Á ûapb_pclk 2disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<ûi2c5Lƒdefault‘A2okay�€pmic@1brockchip,rk808ù&B´ƒdefault‘CD�¾³ xin32krk808-clkout2ÌEØEäEðEüEEF ,9EFZregulatorsDCDC_REG1Sgy q°‘™p©vdd_arma regulator-state-mem¸DCDC_REG2Sgy øP‘Щvdd_gpuregulator-state-memÑéB@DCDC_REG3Sg©vcc_ddrregulator-state-memÑDCDC_REG4Sgy2Z ‘2Z ©vcc_ioaregulator-state-memÑé2Z LDO_REG1Sgy2Z ‘2Z ©vcc_lana:regulator-state-memÑé2Z LDO_REG2Sgyw@‘2Z  ©vccio_sdaregulator-state-mem¸LDO_REG3SgyB@‘B@©vdd_10regulator-state-memÑéB@LDO_REG4Sgyw@‘w@ ©vcc18_lcdregulator-state-memÑéw@LDO_REG5Syw@‘2Z ©ldo5LDO_REG6SgyB@‘B@ ©vdd10_lcdregulator-state-memÑéB@LDO_REG7Sgyw@‘w@©vcc_18aFregulator-state-memÑéw@LDO_REG8Sgy2Z ‘2Z ©vcca_33aZregulator-state-memÑé2Z SWITCH_REG1Sg ©vccio_wla\regulator-state-memÑSWITCH_REG2Sg©vcc_lcdregulator-state-memÑi2c@ff660000rockchip,rk3288-i2cùÿf ´=ûi2c5Nƒdefault‘G2okaypwm@ff680000rockchip,rk3288-pwmùÿhƒdefault‘H5_ 2disabledpwm@ff680010rockchip,rk3288-pwmùÿhƒdefault‘I5_ 2disabledpwm@ff680020rockchip,rk3288-pwmùÿh ƒdefault‘J5_ 2disabledpwm@ff680030rockchip,rk3288-pwmùÿh0ƒdefault‘K5_ 2disabledsram@ff700000 mmio-sramùÿp€‰ÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsapower-controller!rockchip,rk3288-power-controllerh a`power-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$$LMNOPQRSTpower-domain@11ù 5Ïop$UVpower-domain@12ù 5ÐÜ$Wpower-domain@13ù 5À$XYreboot-modesyscon-reboot-mode+”2RBÃ>RBÃLRBà \RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 ûxin24mD9³hHÑÝjÒÞk$u#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀasyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwa9edp-phyrockchip,rk3288-dp-phy5hû24mŠ 2disabledapio-domains"rockchip,rk3288-io-voltage-domain2okay•Z¢¬[·Å:Óáñý \usbphyrockchip,rk3288-usb-phy2okayusb-phy@320Šù 5]ûphyclk³ý… &phy-reseta@usb-phy@334Šù45^ûphyclk³ýˆ &phy-reseta>usb-phy@348ŠùH5_ûphyclk³ý‹ &phy-reseta?watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O 2disabledsound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹5TÐ ûmclkhclk%]*tx ´6ƒdefault‘^D9 2disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰ ´55RÎûi2s_clki2s_hclk%]]*txrxƒdefault‘_(C 2disabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áûaclkhclksclkapb_pclký® &crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ ûaclkiface] 2disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ ûaclkiface]j 2disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjûaclkhclksclk…` ýilm &coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑûaclk_vopdclk_vophclk_vop…` ýdef &axiahbdclk“a2okayporta endpoint@0ùšbatendpoint@1ùšcaqendpoint@2ùšdakendpoint@3ùšeaniommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ ûaclkiface…` ]2okayaavop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òûaclk_vopdclk_vophclk_vop…` ý°±² &axiahbdclk“f2okayporta endpoint@0ùšgauendpoint@1ùšharendpoint@2ùšialendpoint@3ùšjaoiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ ûaclkiface…` ]2okayafmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ûrefpclk…` D9 2disabledportsportendpoint@0ùškadendpoint@1ùšlailvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g ûpclk_lvdsƒlcdc‘m…` D9 2disabledportsport@0ùendpoint@0ùšnaeendpoint@1ùšoajdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icûdppclk?pDdp…` ýo&dpD9 2disabledportsport@0ùendpoint@0ùšqacendpoint@1ùšrahhdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜qD9 ´g5hmnûiahbisfrcec…` 2okayªsportsportendpoint@0ùštabendpoint@1ùšuagvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   švepuvdpu5ÐÜ ûaclkhclk“v…` iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ ûaclkiface]…` aviommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ ûaclkiface] 2disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ šjobmmugpu5Àw…`  2disableda6opp-table-1operating-points-v2awopp-100000000tõá{~ðopp-200000000t ëÂ{~ðopp-300000000tá£{B@opp-400000000tׄ{Èàopp-600000000t#ÃF{Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª aXqos@ffaa0080rockchip,rk3288-qossysconùÿª€ aYqos@ffad0000rockchip,rk3288-qossysconùÿ­ aMqos@ffad0100rockchip,rk3288-qossysconùÿ­ aNqos@ffad0180rockchip,rk3288-qossysconùÿ­€ aOqos@ffad0400rockchip,rk3288-qossysconùÿ­ aPqos@ffad0480rockchip,rk3288-qossysconùÿ­€ aQqos@ffad0500rockchip,rk3288-qossysconùÿ­ aLqos@ffad0800rockchip,rk3288-qossysconùÿ­ aRqos@ffad0880rockchip,rk3288-qossysconùÿ­€ aSqos@ffad0900rockchip,rk3288-qossysconùÿ­ aTqos@ffae0000rockchip,rk3288-qossysconùÿ® aWqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ aUqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ aVdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´~‰¤5Á ûapb_pclka]efuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q ûpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400¶Ë@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ apinctrlrockchip,rk3288-pinctrlD9à‰gpio@ff750000rockchip,gpio-bankùÿu ´Q5@Üì¶ËaBgpio@ff780000rockchip,gpio-bankùÿx ´R5AÜì¶Ëgpio@ff790000rockchip,gpio-bankùÿy ´S5BÜì¶Ëgpio@ff7a0000rockchip,gpio-bankùÿz ´T5CÜì¶Ëgpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5DÜì¶Ëa;gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5EÜì¶Ëgpio@ff7d0000rockchip,gpio-bankùÿ} ´W5FÜì¶Ëgpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5GÜì¶Ëagpio@ff7f0000rockchip,gpio-bankùÿ ´Y5HÜì¶Ëa'hdmihdmi-cec-c0øxhdmi-cec-c7øxhdmi-ddc øxxhdmi-ddc-unwedge øyxpcfg-output-low aypcfg-pull-up azpcfg-pull-down a{pcfg-pull-none -axpcfg-pull-none-12ma - : a|suspendglobal-pwrofføxaDddrio-pwrofføxddr0-retentionøzddr1-retentionøzedpedp-hpdø {i2c0i2c0-xfer øxxaAi2c1i2c1-xfer øxxa&i2c2i2c2-xfer ø x xaGi2c3i2c3-xfer øxxa*i2c4i2c4-xfer øxxa+i2c5i2c5-xfer øxxa,i2s0i2s0-bus`øxxxxxxa_lcdclcdc-ctl@øxxxxamsdmmcsdmmc-clkøxa sdmmc-cmdøzasdmmc-cdøzasdmmc-bus1øzsdmmc-bus4@øzzzzasdmmc-pwrø xa€sdio0sdio0-bus1øzsdio0-bus4@øzzzzsdio0-cmdøzsdio0-clkøxsdio0-cdøzsdio0-wpøzsdio0-pwrøzsdio0-bkpwrøzsdio0-intøzsdio1sdio1-bus1øzsdio1-bus4@øzzzzsdio1-cdøzsdio1-wpøzsdio1-bkpwrøzsdio1-intøzsdio1-cmdøzsdio1-clkøxsdio1-pwrø zemmcemmc-clkøxaemmc-cmdøzaemmc-pwrø zaemmc-bus1øzemmc-bus4@øzzzzemmc-bus8€øzzzzzzzzaspi0spi0-clkø zaspi0-cs0ø zaspi0-txøzaspi0-rxøzaspi0-cs1øzspi1spi1-clkø zaspi1-cs0ø za!spi1-rxøza spi1-txøzaspi2spi2-cs1øzspi2-clkøza"spi2-cs0øza%spi2-rxøza$spi2-txø za#uart0uart0-xfer øzxa-uart0-ctsøzuart0-rtsøxuart1uart1-xfer øz xa.uart1-ctsø zuart1-rtsø xuart2uart2-xfer øzxa/uart3uart3-xfer øzxa0uart3-ctsø zuart3-rtsø xuart4uart4-xfer øzxa1uart4-ctsø zuart4-rtsø xtsadcotp-pinø xa7otp-outø xa8pwm0pwm0-pinøxaHpwm1pwm1-pinøxaIpwm2pwm2-pinøxaJpwm3pwm3-pinøxaKgmacrgmii-pinsðøxxxx||||xxx ||xxa=rmii-pins øxxxxxxxxxxspdifspdif-txø xa^ak8963comp-intøza(buttonspwrbtnøza}dvpdvp-pwrøxa‚irir-intøza~mma8452gsensor-intøza)pmicpmic-intøzaCmemory@0ímemoryù€external-gmac-clock fixed-clock�sY@  ext_gmac³a<gpio-keys gpio-keys Iƒdefault‘}key-power TB Zt eGPIO Key Power k¾ |dir-receivergpio-ir-receiver TBƒdefault‘~flash-regulatorregulator-fixed ©vcc_flashyw@‘w@ Žasdmmc-regulatorregulator-fixed Ö ƒdefault‘€©vcc_sdy2Z ‘2Z  ™†  Žavsys-regulatorregulator-fixed©vcc_sysyLK@‘LK@SgaEvcc18-dvp-regulatorregulator-fixed ©vcc18-dvpyw@‘w@ Ž�a[vcc28-dvp-regulatorregulator-fixed ª ÖBƒdefault‘‚ ©vcc28_dvpy*¹€‘*¹€S Ža� #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymmc-ddr-1_8vmmc-hs200-1_8vnon-removable#io-channel-cellsdmasdma-namesvdd-supplyvid-supplyst,drdy-int-pinvddio-supplyreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthautorepeatgpioslinux,codelabellinux,input-typedebounce-intervalvin-supplystartup-delay-usenable-active-high