Ð þí¥Í8› ( -›h@phytec,rk3288-pcm-947phytec,rk3288-phycore-somrockchip,rk3288&7Phytec RK3288 PCM-947aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/i2c@ff140000/rtc@68¹/i2c@ff650000/pmic@1carm-pmuarm,cortex-a12-pmu0¾—˜™šÉcpusÜrockchip,rk3066-smpêcpu@500÷cpuarm,cortex-a12"1œ@?Fr`cpu@501÷cpuarm,cortex-a12"1œ@?Fr`cpu@502÷cpuarm,cortex-a12"1œ@?Fr`cpu@503÷cpuarm,cortex-a12"1œ@?Fr`opp-table-0operating-points-v2h`opp-126000000s‚›€z » opp-216000000s ßæz » opp-312000000s˜¾z » opp-408000000sQ–z » opp-600000000s#ÃFz » opp-696000000s)|z~ðopp-816000000s0£,zB@opp-1008000000s<Üz�opp-1200000000sG†ŒzÈàopp-1416000000sTfrzO€opp-1512000000sZJzÖ opp-1608000000s_Ø"z™preserved-memoryˆdma-unusable@fe000000þoscillator fixed-clock�n6Ÿxin24m²` timerarm,armv7-timer¿0¾   �n6ãtimer@ff810000rockchip,rk3288-timerÿ�  ¾H ?a  úpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc ðÑ€ ?ÈDrvúbiuciuciu-driveciu-sample ¾ ÿ @€%reset1okay8BTeÈw‚default� š§´ÁÏÛmmc@ff0d0000rockchip,rk3288-dw-mshc ðÑ€ ?ÉEswúbiuciuciu-driveciu-sample ¾!ÿ @�%reset 1disabledmmc@ff0e0000rockchip,rk3288-dw-mshc ðÑ€ ?ÊFtxúbiuciuciu-driveciu-sample ¾"ÿ@‚%reset 1disabledmmc@ff0f0000rockchip,rk3288-dw-mshc ðÑ€ ?ËGuyúbiuciuciu-driveciu-sample ¾#ÿ@ƒ%reset1okay8Bwè‚default�ÏÛsaradc@ff100000rockchip,saradcÿ ¾$ö?I[úsaradcapb_pclkW %saradc-apb1okayspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi?ARúspiclkapb_pclk  txrx ¾,‚default�ÿ 1disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi?BSúspiclkapb_pclk txrx ¾-‚default� !ÿ 1disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi?CTúspiclkapb_pclktxrx ¾.‚default�"#$%ÿ1okayflash@0 micron,n25q128a13jedec,spi-nor#úð€51okayi2c@ff140000rockchip,rk3288-i2cÿ ¾>úi2c?M‚default�&1okaytouchscreen@44 st,stmpe811Dadc@64maxim,max1037drtc@68rv4162h‚default�'&(¾ i2c@ff150000rockchip,rk3288-i2cÿ ¾?úi2c?O‚default�)1okayeeprom@51 atmel,24c32QD i2c@ff160000rockchip,rk3288-i2cÿ ¾@úi2c?P‚default�*1okayleddimmer@62 nxp,pca9533bled1 Mred:user1Snoneþled2 Mgreen:user2Snoneþled3 Mblue:user3Snoneþled4 Mred:user4Snoneþi2c@ff170000rockchip,rk3288-i2cÿ ¾Aúi2c?Q‚default�+1okay`tserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ¾7is?MUúbaudclkapb_pclktxrx‚default �,-.1okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ¾8is?NVúbaudclkapb_pclktxrx‚default�/ 1disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi ¾9is?OWúbaudclkapb_pclk‚default�01okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ¾:is?PXúbaudclkapb_pclktxrx‚default�1 1disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ¾;is?QYúbaudclkapb_pclk  txrx‚default�2 1disableddma-controller@ff250000arm,pl330arm,primecellÿ%@¾€‹¦? úapb_pclk`thermal-zonesreserve-thermal½èÓˆá3cpu-thermal½dÓˆá3tripscpu_alert0ñpýÐþpassive`4cpu_alert1ñ$øýÐþpassive`5cpu_critñ_�ýÐ þcriticalcooling-mapsmap040 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap150 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal½dÓˆá3tripsgpu_alert0ñpýÐþpassive`6gpu_critñ_�ýÐ þcriticalcooling-mapsmap06  7ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( ¾%?HZútsadcapb_pclkŸ %tsadc-apb‚initdefaultsleep�89&80F:Ss1okayj�`3ethernet@ff290000rockchip,rk3288-gmacÿ)¾œmacirqeth_wake_irqF:8?—fgc˜Ä]Mústmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB %stmmaceth1okay¬—¼;Óinput‚default �<=>à?ë@ örgmii-idÿ 'B@ *A:Cmdio0snps,dwmac-mdioethernet-phy@0ethernet-phy-ieee802.3-c22&A¾Lav„š`?usb@ff500000 generic-ehciÿP ¾?¬B±usb1okayusb@ff520000 generic-ohciÿR ¾)?¬B±usb 1disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ¾?Ãúotg»host¬C ±usb2-phyÃ1okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ¾?Áúotg»otgÚìû€€@@ ¬D ±usb2-phy1okayusb@ff5c0000 generic-ehciÿ\ ¾?Ä 1disableddma-controller@ff600000arm,pl330arm,primecellÿ`@¾€‹¦?Á úapb_pclk 1disabledi2c@ff650000rockchip,rk3288-i2cÿe ¾<úi2c?L‚default�E1okay�€pmic@1crockchip,rk818&F¾‚default�G +²9HEHQH]HiIvH‚JŽJš¦regulatorsDCDC_REG1³vdd_logÂÖèÈàÈàregulator-state-memDCDC_REG2³vdd_gpuÂÖè 5Ðregulator-state-mem1IB@DCDC_REG3³vcc_ddrÂÖregulator-state-mem1DCDC_REG4 ³vdd_3v3_ioÂÖè2Z 2Z `regulator-state-mem1I2Z DCDC_BOOST³vdd_sysÂÖèLK@LK@`Hregulator-state-mem1ILK@SWITCH_REG³vdd_sdÂÖ`regulator-state-memLDO_REG2 ³vdd_eth_2v5ÂÖè&% &% `@regulator-state-mem1I&% LDO_REG3³vdd_1v0ÂÖèB@B@regulator-state-mem1IB@LDO_REG4³vdd_1v8_lcd_ldoÂÖèw@w@regulator-state-mem1Iw@LDO_REG6 ³vdd_1v0_lcdÂÖèB@B@regulator-state-mem1IB@LDO_REG7 ³vdd_1v8_ldoÂÖèw@w@`regulator-state-memIw@LDO_REG9 ³vdd_io_sdÂÖèw@2Z `regulator-state-memeeprom@50 atmel,24c32PD regulator@60 fcs,fan53555`eÂÖ‚,³vdd_cpuè 5Ñðž@³Hi2c@ff660000rockchip,rk3288-i2cÿf ¾=úi2c?N‚default�K 1disabledpwm@ff680000rockchip,rk3288-pwmÿh¾‚default�L?_ 1disabledpwm@ff680010rockchip,rk3288-pwmÿh¾‚default�M?_1okaypwm@ff680020rockchip,rk3288-pwmÿh ¾‚default�N?_ 1disabledpwm@ff680030rockchip,rk3288-pwmÿh0¾‚default�O?_ 1disabledsram@ff700000 mmio-sramÿp€ˆÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿs`power-controller!rockchip,rk3288-power-controllerɬh¼ `apower-domain@9 È?ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ÝPQRSTUVWXÉpower-domain@11 ?ÏopÝYZÉpower-domain@12 ?ÐÜÝ[Épower-domain@13 ?ÀÝ\]Éreboot-modesyscon-reboot-modeä”ëRBÃ÷RBÃRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿv? úxin24mF:²!H¬ÑÝjÒÞk$.#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ`syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿw`:edp-phyrockchip,rk3288-dp-phy?hú24mC 1disabled`qio-domains"rockchip,rk3288-io-voltage-domain1okayN\jJxˆ– «·Ãusbphyrockchip,rk3288-usb-phy1okayusb-phy@320C ?]úphyclk²… %phy-reset`Dusb-phy@334C4?^úphyclk²ˆ %phy-reset`Busb-phy@348CH?_úphyclk²‹ %phy-reset`Cwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€?p ¾O1okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹Ð?TÐ úmclkhclk^tx ¾6‚default�_F: 1disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰Ð ¾5?RÎúi2s_clki2s_hclk^^txrx‚default�`áü 1disabledcrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ ¾0 ?ÇÍ}Áúaclkhclksclkapb_pclk® %crypto-rstiommu@ff900800rockchip,iommuÿ�@ ¾?ÊÔ úaclkiface  1disablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ¾?ÍÕ úaclkiface  # 1disabledrga@ff920000rockchip,rk3288-rgaÿ’€ ¾?ÈÖjúaclkhclksclk >a ilm %coreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ¾?žÑúaclk_vopdclk_vophclk_vop >a def %axiahbdclk Lb1okayport` endpoint@0 Sc`uendpoint@1 Sd`rendpoint@2 Se`lendpoint@3 Sf`oiommu@ff930300rockchip,iommuÿ“ ¾?ÅÑ úaclkiface >a  1okay`bvop@ff940000rockchip,rk3288-vop ÿ”œÿ” ¾?Æ¿Òúaclk_vopdclk_vophclk_vop >a °±² %axiahbdclk Lg1okayport` endpoint@0 Sh`vendpoint@1 Si`sendpoint@2 Sj`mendpoint@3 Sk`piommu@ff940300rockchip,iommuÿ” ¾?ÆÒ úaclkiface >a  1okay`gmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ¾?~d úrefpclk >a F: 1disabledportsportendpoint@0 Sl`eendpoint@1 Sm`jlvds@ff96c000rockchip,rk3288-lvdsÿ–À@?g úpclk_lvds‚lcdc�n >a F: 1disabledportsport@0endpoint@0 So`fendpoint@1 Sp`kdp@ff970000rockchip,rk3288-dpÿ—@ ¾b?icúdppclk¬q±dp >a o%dpF: 1disabledportsport@0endpoint@0 Sr`dendpoint@1 Ss`ihdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜sÐF: ¾g?hmnúiahbisfrcec >a 1okay ctportsportendpoint@0 Su`cendpoint@1 Sv`hvideo-codec@ff9a0000rockchip,rk3288-vpuÿš¾   œvepuvdpu?ÐÜ úaclkhclk Lw >a iommu@ff9a0800rockchip,iommuÿš ¾ ?ÐÜ úaclkiface  >a `wiommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ¾o?ÏÛ úaclkiface  1disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$¾ œjobmmugpu?Àx" >a  1disabled`7opp-table-1operating-points-v2`xopp-100000000sõáz~ðopp-200000000s ëÂz~ðopp-300000000sá£zB@opp-400000000sׄzÈàopp-600000000s#ÃFzÐqos@ffaa0000rockchip,rk3288-qossysconÿª `\qos@ffaa0080rockchip,rk3288-qossysconÿª€ `]qos@ffad0000rockchip,rk3288-qossysconÿ­ `Qqos@ffad0100rockchip,rk3288-qossysconÿ­ `Rqos@ffad0180rockchip,rk3288-qossysconÿ­€ `Sqos@ffad0400rockchip,rk3288-qossysconÿ­ `Tqos@ffad0480rockchip,rk3288-qossysconÿ­€ `Uqos@ffad0500rockchip,rk3288-qossysconÿ­ `Pqos@ffad0800rockchip,rk3288-qossysconÿ­ `Vqos@ffad0880rockchip,rk3288-qossysconÿ­€ `Wqos@ffad0900rockchip,rk3288-qossysconÿ­ `Xqos@ffae0000rockchip,rk3288-qossysconÿ® `[qos@ffaf0000rockchip,rk3288-qossysconÿ¯ `Yqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ `Zdma-controller@ffb20000arm,pl330arm,primecellÿ²@¾€‹¦?Á úapb_pclk`^efuse@ffb40000rockchip,rk3288-efuseÿ´ ?q úpclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400 o „@ÿÀÿÀ ÿÀ@ ÿÀ`  ¾ `pinctrlrockchip,rk3288-pinctrlF:êˆgpio@ff750000rockchip,gpio-bankÿu ¾Q?@ • ¥ o „`Fgpio@ff780000rockchip,gpio-bankÿx ¾R?A • ¥ o „gpio@ff790000rockchip,gpio-bankÿy ¾S?B • ¥ o „`„gpio@ff7a0000rockchip,gpio-bankÿz ¾T?C • ¥ o „gpio@ff7b0000rockchip,gpio-bankÿ{ ¾U?D • ¥ o „`Agpio@ff7c0000rockchip,gpio-bankÿ| ¾V?E • ¥ o „`(gpio@ff7d0000rockchip,gpio-bankÿ} ¾W?F • ¥ o „gpio@ff7e0000rockchip,gpio-bankÿ~ ¾X?G • ¥ o „`�gpio@ff7f0000rockchip,gpio-bankÿ ¾Y?H • ¥ o „`ƒhdmihdmi-cec-c0 ±yhdmi-cec-c7 ±yhdmi-ddc ±yyhdmi-ddc-unwedge ±zypcfg-output-low ¿`zpcfg-pull-up Ê`{pcfg-pull-down ×`|pcfg-pull-none æ`ypcfg-pull-none-12ma æ ó `}suspendglobal-pwroff ±yddrio-pwroff ±yddr0-retention ±{ddr1-retention ±{edpedp-hpd ± |i2c0i2c0-xfer ±yy`Ei2c1i2c1-xfer ±yy`&i2c2i2c2-xfer ± y y`Ki2c3i2c3-xfer ±yy`)i2c4i2c4-xfer ±yy`*i2c5i2c5-xfer ±yy`+i2s0i2s0-bus` ±yyyyyy``lcdclcdc-ctl@ ±yyyy`nsdmmcsdmmc-clk ±}` sdmmc-cmd ±~` sdmmc-cd ±{`sdmmc-bus1 ±{sdmmc-bus4@ ±~~~~`sdmmc-pwr ± ysdio0sdio0-bus1 ±{sdio0-bus4@ ±{{{{sdio0-cmd ±{sdio0-clk ±ysdio0-cd ±{sdio0-wp ±{sdio0-pwr ±{sdio0-bkpwr ±{sdio0-int ±{sdio1sdio1-bus1 ±{sdio1-bus4@ ±{{{{sdio1-cd ±{sdio1-wp ±{sdio1-bkpwr ±{sdio1-int ±{sdio1-cmd ±{sdio1-clk ±ysdio1-pwr ± {emmcemmc-clk ±}`emmc-cmd ±}`emmc-pwr ± {`emmc-bus1 ±{emmc-bus4@ ±{{{{emmc-bus8€ ±}}}}}}}}`spi0spi0-clk ± {`spi0-cs0 ± {`spi0-tx ±{`spi0-rx ±{`spi0-cs1 ±{spi1spi1-clk ± {`spi1-cs0 ± {`!spi1-rx ±{` spi1-tx ±{`spi2spi2-cs1 ±{spi2-clk ±{`"spi2-cs0 ±{`%spi2-rx ±{`$spi2-tx ± {`#uart0uart0-xfer ±{y`,uart0-cts ±{`-uart0-rts ±y`.uart1uart1-xfer ±{ y`/uart1-cts ± {uart1-rts ± yuart2uart2-xfer ±{y`0uart3uart3-xfer ±{y`1uart3-cts ± {uart3-rts ± yuart4uart4-xfer ±{y`2uart4-cts ± {uart4-rts ± ytsadcotp-pin ± y`8otp-out ± y`9pwm0pwm0-pin ±y`Lpwm1pwm1-pin ±y`Mpwm2pwm2-pin ±y`Npwm3pwm3-pin ±y`Ogmacrgmii-pinsð ±yyyy}}}}yyy }}yy`<rmii-pins  ±yyyyyyyyyyphy-int ±{`>phy-rst ±`=spdifspdif-tx ± y`_pcfg-output-high `ledsuser-led-pin ±`€pmicpmic-int ±{`Gpmic-sleep ±{pcfg-pull-up-drv-12ma Ê ó `~buttonsuser-button-pins ±{{`‚rv4162i2c-rtc-int ± {`'touchscreents-irq-pin ±yusb_hosthost0-vbus-drv ± y`…host1-vbus-drv ±y`†usb_otgotg-vbus-drv ± y`‡memory÷memoryexternal-gmac-clock fixed-clock²�sY@ Ÿext_gmac`;user-leds gpio-leds‚default�€led-0 Mgreen_led � Sheartbeat keepvdd-emmc-ioregulator-fixed ³vdd_emmc_ioèw@w@³`vdd-in-otg-outregulator-fixed³vdd_in_otg_outÂÖèLK@LK@`Ivdd-misc-1v8regulator-fixed ³vdd_misc_1v8ÂÖèw@w@`Juser-buttons gpio-keys‚default�‚button-0Mhome "f ƒ+button-1Mmenu "‹ ƒ+usb-host0-regulatorregulator-fixed 5„ ‚default�… ³vcc_host0_5vèLK@LK@³Iusb-host1-regulatorregulator-fixed 5„‚default�† ³vcc_host1_5vèLK@LK@³Iusb-otg-regulatorregulator-fixed 5„ ‚default�‡ ³vcc_otg_5vèLK@LK@³I #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2rtc0rtc1interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesspi-max-frequencym25p,fast-readpagesizelabellinux,default-triggerreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayti,rx-internal-delayti,tx-internal-delayti,fifo-depthenet-phy-lane-no-swapti,clk-output-selphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyboost-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorregulator-enable-ramp-delayregulator-ramp-delayvin-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellssdcard-supplyflash0-supplyflash1-supplygpio1830-supplygpio30-supplybb-supplydvp-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highgpiosdefault-statelinux,code