Ð þ혨8�Ä(ä�Œmqmaker,miqirockchip,rk3288& 7mqmaker MiQialiases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV acpu@501ícpuarm,cortex-a12ùý'œ@5<rV acpu@502ícpuarm,cortex-a12ùý'œ@5<rV acpu@503ícpuarm,cortex-a12ùý'œ@5<rV aopp-table-0operating-points-v2iaopp-126000000t‚›€{ » opp-216000000t ßæ{ » opp-312000000t˜¾{ » opp-408000000tQ–{ » opp-600000000t#ÃF{ » opp-696000000t)|{~ðopp-816000000t0£,{B@opp-1008000000t<Ü{�opp-1200000000tG†Œ{Èàopp-1416000000tTfr{O€opp-1512000000tZJ{Ö opp-1608000000t_Ø"{™preserved-memory‰dma-unusable@fe000000ùþoscillator fixed-clock�n6 xin24m³a timerarm,armv7-timerÀ0´   �n6ätimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  ûpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc ðÑ€ 5ÈDrvûbiuciuciu-driveciu-sample ´ ùÿ @ý€&reset2okay9CUfÈxƒdefault‘ ›§mmc@ff0d0000rockchip,rk3288-dw-mshc ðÑ€ 5ÉEswûbiuciuciu-driveciu-sample ´!ùÿ @ý�&reset 2disabledmmc@ff0e0000rockchip,rk3288-dw-mshc ðÑ€ 5ÊFtxûbiuciuciu-driveciu-sample ´"ùÿ@ý‚&reset 2disabledmmc@ff0f0000rockchip,rk3288-dw-mshc ðÑ€ 5ËGuyûbiuciuciu-driveciu-sample ´#ùÿ@ýƒ&reset2okay9C´ƒdefault‘›§saradc@ff100000rockchip,saradcùÿ ´$Â5I[ûsaradcapb_pclkýW &saradc-apb2okayÔspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARûspiclkapb_pclkà  åtxrx ´,ƒdefault‘ùÿ 2disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSûspiclkapb_pclkà åtxrx ´-ƒdefault‘ !"ùÿ 2disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTûspiclkapb_pclkàåtxrx ´.ƒdefault‘#$%&ùÿ 2disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>ûi2c5Mƒdefault‘'2okayi2c@ff150000rockchip,rk3288-i2cùÿ ´?ûi2c5Oƒdefault‘( 2disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@ûi2c5Pƒdefault‘)2okayi2c@ff170000rockchip,rk3288-i2cùÿ ´Aûi2c5Qƒdefault‘*2okayapserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7ïù5MUûbaudclkapb_pclkàåtxrxƒdefault‘+ 2disabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8ïù5NVûbaudclkapb_pclkàåtxrxƒdefault‘, 2disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9ïù5OWûbaudclkapb_pclkƒdefault‘-2okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:ïù5PXûbaudclkapb_pclkàåtxrxƒdefault‘.2okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;ïù5QYûbaudclkapb_pclkà  åtxrxƒdefault‘/ 2disableddma-controller@ff250000arm,pl330arm,primecellùÿ%@´,5 ûapb_pclkathermal-zonesreserve-thermalCèYˆg0cpu-thermalCdYˆg0tripscpu_alert0wpƒÐôpassivea1cpu_alert1w$øƒÐôpassivea2cpu_critw_�ƒÐ ôcriticalcooling-mapsmap0Ž10“ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Ž20“ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalCdYˆg0tripsgpu_alert0wpƒÐôpassivea3gpu_critw_�ƒÐ ôcriticalcooling-mapsmap0Ž3 “4ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZûtsadcapb_pclkýŸ &tsadc-apbƒinitdefaultsleep‘5¢6¬5¶Ì7Ùs2okayða0ethernet@ff290000rockchip,rk3288-gmacùÿ)´"macirqeth_wake_irqÌ785—fgc˜Ä]Mûstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB &stmmaceth2okay2—B8Yinputƒdefault‘9:;<f=qrgmiiz �'B@ ¥>µ0¾usb@ff500000 generic-ehciùÿP ´5ÂÇ?Ìusb 2disabledusb@ff520000 generic-ohciùÿR ´)5ÂÇ?Ìusb 2disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃûotgÖhostÇ@ Ìusb2-phyÞ2okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áûotg Öperipheralõ€€@@ ÇA Ìusb2-phy2okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 2disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´,5Á ûapb_pclk 2disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<ûi2c5Lƒdefault‘B2okay�€syr827@40silergy,syr827%ù@Bvdd_cpuQ øPi™p�•§,Ã@ØCa syr828@41silergy,syr828%ùABvdd_gpuQ øPi™p�ØCaurtc@51haoyu,hym8563ùQ³ xin32kact8846@5aactive-semi,act8846ùZƒdefault‘DãûCCCC'C3C?EregulatorsREG1Bvcc_ddr�REG2Bvcc_ioQ2Z i2Z �aREG3Bvdd_logQÈàiÈà�REG4Bvcc_20Q„€i„€�aEREG5 Bvccio_sdQ2Z i2Z �aREG6 Bvdd10_lcdQB@iB@�REG7Bvcca_18Qw@iw@REG8Bvcca_33Q2Z i2Z aYREG9Bvcc_lanQ2Z i2Z a=REG10Bvdd_10QB@iB@�REG11Bvcc_18Qw@iw@�aREG12 Bvcc18_lcdQw@iw@�i2c@ff660000rockchip,rk3288-i2cùÿf ´=ûi2c5Nƒdefault‘F2okaypwm@ff680000rockchip,rk3288-pwmùÿhKƒdefault‘G5_ 2disabledpwm@ff680010rockchip,rk3288-pwmùÿhKƒdefault‘H5_ 2disabledpwm@ff680020rockchip,rk3288-pwmùÿh Kƒdefault‘I5_ 2disabledpwm@ff680030rockchip,rk3288-pwmùÿh0Kƒdefault‘J5_ 2disabledsram@ff700000 mmio-sramùÿp€‰ÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsapower-controller!rockchip,rk3288-power-controllerV2hB a]power-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$jKLMNOPQRSVpower-domain@11ù 5ÏopjTUVpower-domain@12ù 5ÐÜjVVpower-domain@13ù 5ÀjWXVreboot-modesyscon-reboot-modeq”xRBÄRBÃ’RBà ¢RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 ûxin24mÌ7³®H2ÑÝjÒÞk$»#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀasyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwa7edp-phyrockchip,rk3288-dp-phy5hû24mÐ 2disabledamio-domains"rockchip,rk3288-io-voltage-domain2okayÛYèö=".<usbphyrockchip,rk3288-usb-phy2okayusb-phy@320Ðù 5]ûphyclk³ý… &phy-resetaAusb-phy@334Ðù45^ûphyclk³ýˆ &phy-reseta?usb-phy@348ÐùH5_ûphyclk³ý‹ &phy-reseta@watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O2okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹H5TÐ ûmclkhclkàZåtx ´6ƒdefault‘[Ì7 2disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰H ´55RÎûi2s_clki2s_hclkàZZåtxrxƒdefault‘\Yt 2disabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áûaclkhclksclkapb_pclký® &crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ ûaclkifaceŽ 2disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ ûaclkifaceŽ› 2disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjûaclkhclksclk¶] ýilm &coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑûaclk_vopdclk_vophclk_vop¶] ýdef &axiahbdclkÄ^2okayporta endpoint@0ùË_aqendpoint@1ùË`anendpoint@2ùËaahendpoint@3ùËbakiommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ ûaclkiface¶] Ž2okaya^vop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òûaclk_vopdclk_vophclk_vop¶] ý°±² &axiahbdclkÄc2okayporta endpoint@0ùËdarendpoint@1ùËeaoendpoint@2ùËfaiendpoint@3ùËgaliommu@ff940300rockchip,iommuùÿ” ´5ÆÒ ûaclkiface¶] Ž2okayacmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ûrefpclk¶] Ì7 2disabledportsportendpoint@0ùËhaaendpoint@1ùËiaflvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g ûpclk_lvdsƒlcdc‘j¶] Ì7 2disabledportsport@0ùendpoint@0ùËkabendpoint@1ùËlagdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icûdppclkÇmÌdp¶] ýo&dpÌ7 2disabledportsport@0ùendpoint@0ùËna`endpoint@1ùËoaehdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜ùHÌ7 ´g5hmnûiahbisfrcec¶] 2okayÛpportsportendpoint@0ùËqa_endpoint@1ùËradvideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   "vepuvdpu5ÐÜ ûaclkhclkÄs¶] iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ ûaclkiface޶] asiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ ûaclkifaceŽ 2disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ "jobmmugpu5Àt¶] 2okayçua4opp-table-1operating-points-v2atopp-100000000tõá{~ðopp-200000000t ëÂ{~ðopp-300000000tá£{B@opp-400000000tׄ{Èàopp-600000000t#ÃF{Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª aWqos@ffaa0080rockchip,rk3288-qossysconùÿª€ aXqos@ffad0000rockchip,rk3288-qossysconùÿ­ aLqos@ffad0100rockchip,rk3288-qossysconùÿ­ aMqos@ffad0180rockchip,rk3288-qossysconùÿ­€ aNqos@ffad0400rockchip,rk3288-qossysconùÿ­ aOqos@ffad0480rockchip,rk3288-qossysconùÿ­€ aPqos@ffad0500rockchip,rk3288-qossysconùÿ­ aKqos@ffad0800rockchip,rk3288-qossysconùÿ­ aQqos@ffad0880rockchip,rk3288-qossysconùÿ­€ aRqos@ffad0900rockchip,rk3288-qossysconùÿ­ aSqos@ffae0000rockchip,rk3288-qossysconùÿ® aVqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ aTqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ aUdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´,5Á ûapb_pclkaZefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q ûpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400ó@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ apinctrlrockchip,rk3288-pinctrlÌ7à‰gpio@ff750000rockchip,gpio-bankùÿu ´Q5@)óa~gpio@ff780000rockchip,gpio-bankùÿx ´R5A)ógpio@ff790000rockchip,gpio-bankùÿy ´S5B)ógpio@ff7a0000rockchip,gpio-bankùÿz ´T5C)ógpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5D)óa>gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5E)ógpio@ff7d0000rockchip,gpio-bankùÿ} ´W5F)ógpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5G)óa}gpio@ff7f0000rockchip,gpio-bankùÿ ´Y5H)óhdmihdmi-cec-c05vhdmi-cec-c75vhdmi-ddc 5vvhdmi-ddc-unwedge 5wvpcfg-output-lowCawpcfg-pull-upNaxpcfg-pull-down[aypcfg-pull-nonejavpcfg-pull-none-12majw azsuspendglobal-pwroff5vddrio-pwroff5vddr0-retention5xddr1-retention5xedpedp-hpd5 yi2c0i2c0-xfer 5vvaBi2c1i2c1-xfer 5vva'i2c2i2c2-xfer 5 v vaFi2c3i2c3-xfer 5vva(i2c4i2c4-xfer 5vva)i2c5i2c5-xfer 5vva*i2s0i2s0-bus`5vvvvvva\lcdclcdc-ctl@5vvvvajsdmmcsdmmc-clk5za sdmmc-cmd5{asdmmc-cd5xasdmmc-bus15xsdmmc-bus4@5{{{{asdmmc-pwr5 va€sdio0sdio0-bus15xsdio0-bus4@5xxxxsdio0-cmd5xsdio0-clk5vsdio0-cd5xsdio0-wp5xsdio0-pwr5xsdio0-bkpwr5xsdio0-int5xsdio1sdio1-bus15xsdio1-bus4@5xxxxsdio1-cd5xsdio1-wp5xsdio1-bkpwr5xsdio1-int5xsdio1-cmd5xsdio1-clk5vsdio1-pwr5 xemmcemmc-clk5vaemmc-cmd5xaemmc-pwr5 xaemmc-bus15xemmc-bus4@5xxxxemmc-bus8€5xxxxxxxxaspi0spi0-clk5 xaspi0-cs05 xaspi0-tx5xaspi0-rx5xaspi0-cs15xspi1spi1-clk5 xaspi1-cs05 xa"spi1-rx5xa!spi1-tx5xa spi2spi2-cs15xspi2-clk5xa#spi2-cs05xa&spi2-rx5xa%spi2-tx5 xa$uart0uart0-xfer 5xva+uart0-cts5xuart0-rts5vuart1uart1-xfer 5x va,uart1-cts5 xuart1-rts5 vuart2uart2-xfer 5xva-uart3uart3-xfer 5xva.uart3-cts5 xuart3-rts5 vuart4uart4-xfer 5xva/uart4-cts5 xuart4-rts5 vtsadcotp-pin5 va5otp-out5 va6pwm0pwm0-pin5vaGpwm1pwm1-pin5vaHpwm2pwm2-pin5vaIpwm3pwm3-pin5vaJgmacrgmii-pinsð5vvvvzzzzvvv zzvva9rmii-pins 5vvvvvvvvvvphy-int5 xa<phy-pmeb5xa;phy-rst5|a:spdifspdif-tx5 va[pcfg-output-high†a|pcfg-pull-up-drv-12maNw a{act8846pmic-int5xpmic-sleep5wpmic-vsel5waDusb_hosthost-vbus-drv5vachosen’serial2:115200n8memory@0ímemoryù€external-gmac-clock fixed-clock³�sY@  ext_gmaca8leds gpio-ledsled-0 ž}¤miqi:green:userªtimerflash-regulatorregulator-fixed Bvcc_flashQw@iw@Øausb-host-regulatorregulator-fixedÀ °~ƒdefault‘ Bvcc_hostQLK@iLK@�ØCsdmmc-regulatorregulator-fixed °} ƒdefault‘€Bvcc_sdQ2Z i2Z Ó† Øavsys-regulatorregulator-fixedBvcc_sysQLK@iLK@�•aC #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathgpioslabellinux,default-triggerenable-active-highstartup-delay-us