Ð þí¢ 8˜´( X˜|,firefly,firefly-rk3288-betarockchip,rk3288&7Firefly-RK3288 Betaaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbopp-table-0operating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-312000000u˜¾| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ö opp-1608000000u_Ø"|™preserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clock‘n6¡xin24m´b timerarm,armv7-timerÁ0´   ‘n6åtimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  üpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ 5ÈDrvübiuciuciu-driveciu-sample ´ ùÿ @ý€'reset3okay:DVgÈy„default’ œ¨mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ 5ÉEswübiuciuciu-driveciu-sample ´!ùÿ @ý�'reset3okay:yµ„default ’œ¨mmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ 5ÊFtxübiuciuciu-driveciu-sample ´"ùÿ@ý‚'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ 5ËGuyübiuciuciu-driveciu-sample ´#ùÿ@ýƒ'reset3okay:Dyµ„default’œ¨saradc@ff100000rockchip,saradcùÿ ´$Ã5I[üsaradcapb_pclkýW 'saradc-apb3okayÕbˆspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARüspiclkapb_pclká  ætxrx ´,„default’ !"#ùÿ3okayspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSüspiclkapb_pclká ætxrx ´-„default’$%&'ùÿ 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTüspiclkapb_pclkáætxrx ´.„default’()*+ùÿ 3disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>üi2c5M„default’,3okayi2c@ff150000rockchip,rk3288-i2cùÿ ´?üi2c5O„default’- 3disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@üi2c5P„default’.3okayi2c@ff170000rockchip,rk3288-i2cùÿ ´Aüi2c5Q„default’/3okayb{serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7ðú5MUübaudclkapb_pclkáætxrx„default ’0123okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8ðú5NVübaudclkapb_pclkáætxrx„default’33okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9ðú5OWübaudclkapb_pclk„default’43okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:ðú5PXübaudclkapb_pclkáætxrx„default’53okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;ðú5QYübaudclkapb_pclká  ætxrx„default’6 3disableddma-controller@ff250000arm,pl330arm,primecellùÿ%@´-5 üapb_pclkbthermal-zonesreserve-thermalDèZˆh7cpu-thermalDdZˆh7tripscpu_alert0xp„Ðôpassiveb8cpu_alert1x$ø„Ðôpassiveb9cpu_critx_�„Ð ôcriticalcooling-mapsmap0�80”ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1�90”ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalDdZˆh7tripsgpu_alert0xp„Ðôpassiveb:gpu_critx_�„Ð ôcriticalcooling-mapsmap0�: ”;ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZütsadcapb_pclkýŸ 'tsadc-apb„initdefaultsleep’<£=­<·Í>Ús3okayñb7ethernet@ff290000rockchip,rk3288-gmacùÿ)´#macirqeth_wake_irqÍ>85—fgc˜Ä]Müstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB 'stmmaceth3okay3—C?Zinput„default’@ABCgDrrgmii{ ‘'B@ ¦E¶0¿usb@ff500000 generic-ehciùÿP ´5ÂÈFÍusb 3disabledusb@ff520000 generic-ohciùÿR ´)5ÂÈFÍusb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5Ãüotg×hostÈG Íusb2-phyß3okay„default’Husb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áüotg×otgö€€@@ ÈI Íusb2-phy3okayusb@ff5c0000 generic-ehciùÿ\ ´5Ä 3disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´-5Á üapb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<üi2c5L„default’J3okay‘€syr827@40silergy,syr827&ù@Cvdd_cpuR øPj™p‚–¨,Ä@Ùb syr828@41silergy,syr828&ùACvdd_gpuR øPj™p‚Ùb€rtc@51haoyu,hym8563ùQ´¡xin32k&K´„default’Lact8846@5aactive-semi,act8846ùZ„default’MNäü(4@OregulatorsREG1Cvcc_ddrRO€jO€‚REG2Cvcc_ioR2Z j2Z ‚bREG3Cvdd_logRÈàjÈà‚REG4Cvcc_20R„€j„€‚bOREG5 Cvccio_sdR2Z j2Z ‚bREG6 Cvdd10_lcdRB@jB@‚REG7Cvcca_18Rw@jw@REG8Cvcca_33R2Z j2Z bcREG9Cvcc_lanR2Z j2Z bDREG10Cvdd_10RB@jB@‚REG11Cvcc_18Rw@jw@‚bREG12 Cvcc18_lcdRw@jw@‚i2c@ff660000rockchip,rk3288-i2cùÿf ´=üi2c5N„default’P3okaypwm@ff680000rockchip,rk3288-pwmùÿhL„default’Q5_3okaypwm@ff680010rockchip,rk3288-pwmùÿhL„default’R5_ 3disabledpwm@ff680020rockchip,rk3288-pwmùÿh L„default’S5_ 3disabledpwm@ff680030rockchip,rk3288-pwmùÿh0L„default’T5_ 3disabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controllerW3hC bhpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$kUVWXYZ[\]Wpower-domain@11ù 5Ïopk^_Wpower-domain@12ù 5ÐÜk`Wpower-domain@13ù 5ÀkabWreboot-modesyscon-reboot-moder”yRBÃ…RBÓRBà £RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 üxin24mÍ>´¯H3ÑÝjÒÞk$¼#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀbsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwb>edp-phyrockchip,rk3288-dp-phy5hü24mÑ 3disabledbxio-domains"rockchip,rk3288-io-voltage-domain3okayÜcéódþ D(8DRusbphyrockchip,rk3288-usb-phy3okayusb-phy@320Ñù 5]üphyclk´ý… 'phy-resetbIusb-phy@334Ñù45^üphyclk´ýˆ 'phy-resetbFusb-phy@348ÑùH5_üphyclk´ý‹ 'phy-resetbGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O3okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹^5TÐ ümclkhclkáeætx ´6„default’fÍ> 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰^ ´55RÎüi2s_clki2s_hclkáeeætxrx„default’goŠ 3disabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áüaclkhclksclkapb_pclký® 'crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ üaclkiface¤ 3disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ üaclkiface¤± 3disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjüaclkhclksclkÌh ýilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑüaclk_vopdclk_vophclk_vopÌh ýdef 'axiahbdclkÚi3okayportb endpoint@0ùájb|endpoint@1ùákbyendpoint@2ùálbsendpoint@3ùámbviommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ üaclkifaceÌh ¤3okaybivop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òüaclk_vopdclk_vophclk_vopÌh ý°±² 'axiahbdclkÚn3okayportb endpoint@0ùáob}endpoint@1ùápbzendpoint@2ùáqbtendpoint@3ùárbwiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ üaclkifaceÌh ¤3okaybnmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ürefpclkÌh Í> 3disabledportsportendpoint@0ùásblendpoint@1ùátbqlvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g üpclk_lvds„lcdc’uÌh Í> 3disabledportsport@0ùendpoint@0ùávbmendpoint@1ùáwbrdp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icüdppclkÈxÍdpÌh ýo'dpÍ> 3disabledportsport@0ùendpoint@0ùáybkendpoint@1ùázbphdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜ú^Í> ´g5hmnüiahbisfrcecÌh 3okayñ{portsportendpoint@0ùá|bjendpoint@1ùá}bovideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   #vepuvdpu5ÐÜ üaclkhclkÚ~Ìh iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ üaclkiface¤Ìh b~iommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ üaclkiface¤ 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ #jobmmugpu5ÀÌh 3okayý€b;opp-table-1operating-points-v2bopp-100000000uõá|~ðopp-200000000u ëÂ|~ðopp-300000000uá£|B@opp-400000000uׄ|Èàopp-600000000u#ÃF|Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª baqos@ffaa0080rockchip,rk3288-qossysconùÿª€ bbqos@ffad0000rockchip,rk3288-qossysconùÿ­ bVqos@ffad0100rockchip,rk3288-qossysconùÿ­ bWqos@ffad0180rockchip,rk3288-qossysconùÿ­€ bXqos@ffad0400rockchip,rk3288-qossysconùÿ­ bYqos@ffad0480rockchip,rk3288-qossysconùÿ­€ bZqos@ffad0500rockchip,rk3288-qossysconùÿ­ bUqos@ffad0800rockchip,rk3288-qossysconùÿ­ b[qos@ffad0880rockchip,rk3288-qossysconùÿ­€ b\qos@ffad0900rockchip,rk3288-qossysconùÿ­ b]qos@ffae0000rockchip,rk3288-qossysconùÿ® b`qos@ffaf0000rockchip,rk3288-qossysconùÿ¯ b^qos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ b_dma-controller@ffb20000arm,pl330arm,primecellùÿ²@´-5Á üapb_pclkbeefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q üpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400 @ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ bpinctrlrockchip,rk3288-pinctrlÍ>àŠgpio@ff750000rockchip,gpio-bankùÿu ´Q5@/? b‹gpio@ff780000rockchip,gpio-bankùÿx ´R5A/? gpio@ff790000rockchip,gpio-bankùÿy ´S5B/? gpio@ff7a0000rockchip,gpio-bankùÿz ´T5C/? gpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5D/? bEgpio@ff7c0000rockchip,gpio-bankùÿ| ´V5E/? gpio@ff7d0000rockchip,gpio-bankùÿ} ´W5F/? gpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5G/? bKgpio@ff7f0000rockchip,gpio-bankùÿ ´Y5H/? b�hdmihdmi-cec-c0K�hdmi-cec-c7K�hdmi-ddc K��hdmi-ddc-unwedge K‚�pcfg-output-lowYb‚pcfg-pull-updbƒpcfg-pull-downqb„pcfg-pull-none€b�pcfg-pull-none-12ma€� b…suspendglobal-pwroffK�ddrio-pwroffK�ddr0-retentionKƒddr1-retentionKƒedpedp-hpdK „i2c0i2c0-xfer K��bJi2c1i2c1-xfer K��b,i2c2i2c2-xfer K � �bPi2c3i2c3-xfer K��b-i2c4i2c4-xfer K��b.i2c5i2c5-xfer K��b/i2s0i2s0-bus`K������bglcdclcdc-ctl@K����busdmmcsdmmc-clkK…b sdmmc-cmdK†bsdmmc-cdKƒbsdmmc-bus1Kƒsdmmc-bus4@K††††bsdmmc-pwrK �b�sdio0sdio0-bus1Kƒsdio0-bus4@Kƒƒƒƒbsdio0-cmdKƒbsdio0-clkK�bsdio0-cdKƒsdio0-wpKƒsdio0-pwrKƒsdio0-bkpwrKƒsdio0-intKƒsdio1sdio1-bus1Kƒsdio1-bus4@Kƒƒƒƒsdio1-cdKƒsdio1-wpKƒsdio1-bkpwrKƒsdio1-intKƒsdio1-cmdKƒsdio1-clkK�sdio1-pwrK ƒemmcemmc-clkK�bemmc-cmdKƒbemmc-pwrK ƒbemmc-bus1Kƒemmc-bus4@Kƒƒƒƒemmc-bus8€Kƒƒƒƒƒƒƒƒbspi0spi0-clkK ƒbspi0-cs0K ƒb spi0-txKƒb!spi0-rxKƒb"spi0-cs1Kƒb#spi1spi1-clkK ƒb$spi1-cs0K ƒb'spi1-rxKƒb&spi1-txKƒb%spi2spi2-cs1Kƒspi2-clkKƒb(spi2-cs0Kƒb+spi2-rxKƒb*spi2-txK ƒb)uart0uart0-xfer Kƒ�b0uart0-ctsKƒb1uart0-rtsK�b2uart1uart1-xfer Kƒ �b3uart1-ctsK ƒuart1-rtsK �uart2uart2-xfer Kƒ�b4uart3uart3-xfer Kƒ�b5uart3-ctsK ƒuart3-rtsK �uart4uart4-xfer Kƒ�b6uart4-ctsK ƒuart4-rtsK �tsadcotp-pinK �b<otp-outK �b=pwm0pwm0-pinK�bQpwm1pwm1-pinK�bRpwm2pwm2-pinK�bSpwm3pwm3-pinK�bTgmacrgmii-pinsðK����…………��� ……��b@rmii-pins K����������phy-intK ƒbCphy-pmebKƒbBphy-rstK‡bAspdifspdif-txK �bfpcfg-output-highœb‡pcfg-pull-up-drv-12mad� b†act8846pwr-holdK‡bNpmic-vselK‚bMdvpdvp-pwrK �b”hym8563rtc-intKƒbLkeyspwr-keyKƒbŒledspower-led-pinK�b�work-led-pinK�bŽusb_hosthost-vbus-drvK�b‘usbhub-rstK‡bHusb_otgotg-vbus-drvK �b“irir-intKƒbŠmemory@0ímemoryù€adc-keys adc-keys¨ˆ´buttonsÅw@button-recovery ßRecoveryåhðdovdd-1v8-regulatorregulator-fixed Cdovdd_1v8Rw@jw@Ù‰bdexternal-gmac-clock fixed-clock´‘sY@ ¡ext_gmacb?ir-receivergpio-ir-receiver„default’Š Kgpio-keys gpio-keyskey-power  ‹ ßGPIO Poweråt„default’Œleds gpio-ledsled-0 �ßfirefly:blue:user rc-feedback„default’Žled-1 �ßfirefly:green:power default-on„default’�vsys-regulatorregulator-fixedCvcc_sysRLK@jLK@‚–bsdmmc-regulatorregulator-fixed ±K „default’�Cvcc_sdR2Z j2Z  4† Ùbflash-regulatorregulator-fixed Cvcc_flashRw@jw@Ùbusb-regulatorregulator-fixedCvcc_5vRLK@jLK@‚–Ùb’usb-host-regulatorregulator-fixed E ±‹„default’‘ Cvcc_host_5vRLK@jLK@‚Ù’usb-otg-regulatorregulator-fixed E ±‹ „default’“ Cvcc_otg_5vRLK@jLK@‚Ù’vcc28-dvp-regulatorregulator-fixed E ±‹ „default’” Cvcc28_dvpR*¹€j*¹€‚Ùb‰ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltgpioswakeup-sourcelinux,default-triggerstartup-delay-usenable-active-high