Ð þí¤ 8š„( †šL*rockchip,rk3288-evb-rk808rockchip,rk3288&7Rockchip RK3288 EVB RK808aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV bcpu@501ícpuarm,cortex-a12ùý'œ@5<rbcpu@502ícpuarm,cortex-a12ùý'œ@5<rbcpu@503ícpuarm,cortex-a12ùý'œ@5<rbopp-table-0operating-points-v2jbopp-126000000u‚›€| » opp-216000000u ßæ| » opp-312000000u˜¾| » opp-408000000uQ–| » opp-600000000u#ÃF| » opp-696000000u)||~ðopp-816000000u0£,|B@opp-1008000000u<Ü|�opp-1200000000uG†Œ|Èàopp-1416000000uTfr|O€opp-1512000000uZJ|Ö opp-1608000000u_Ø"|™preserved-memoryŠdma-unusable@fe000000ùþoscillator fixed-clock‘n6¡xin24m´b timerarm,armv7-timerÁ0´   ‘n6åtimer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  üpclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ 5ÈDrvübiuciuciu-driveciu-sample ´ ùÿ @ý€'reset3okay:DVgÈy„default’ œ¨mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ 5ÉEswübiuciuciu-driveciu-sample ´!ùÿ @ý�'reset 3disabledmmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ 5ÊFtxübiuciuciu-driveciu-sample ´"ùÿ@ý‚'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ 5ËGuyübiuciuciu-driveciu-sample ´#ùÿ@ýƒ'reset3okay:Dyµ„default’saradc@ff100000rockchip,saradcùÿ ´$Ã5I[üsaradcapb_pclkýW 'saradc-apb3okayÕb{spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARüspiclkapb_pclká  ætxrx ´,„default’ùÿ 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSüspiclkapb_pclká ætxrx ´-„default’ ùÿ 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTüspiclkapb_pclkáætxrx ´.„default’!"#$ùÿ 3disabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>üi2c5M„default’% 3disabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?üi2c5O„default’& 3disabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@üi2c5P„default’' 3disabledi2c@ff170000rockchip,rk3288-i2cùÿ ´Aüi2c5Q„default’(3okaybnserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7ðú5MUübaudclkapb_pclkáætxrx„default’)3okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8ðú5NVübaudclkapb_pclkáætxrx„default’*3okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9ðú5OWübaudclkapb_pclk„default’+3okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:ðú5PXübaudclkapb_pclkáætxrx„default’,3okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;ðú5QYübaudclkapb_pclká  ætxrx„default’-3okaydma-controller@ff250000arm,pl330arm,primecellùÿ%@´-5 üapb_pclkbthermal-zonesreserve-thermalDèZˆh.cpu-thermalDdZˆh.tripscpu_alert0xp„Ðôpassiveb/cpu_alert1x$ø„Ðôpassiveb0cpu_critx_�„Ð ôcriticalcooling-mapsmap0�/0”ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1�00”ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalDdZˆh.tripsgpu_alert0xp„Ðôpassiveb1gpu_critx_�„Ð ôcriticalcooling-mapsmap0�1 ”2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZütsadcapb_pclkýŸ 'tsadc-apb„initdefaultsleep’3£4­3·Í5Ús3okayñb.ethernet@ff290000rockchip,rk3288-gmacùÿ)´#macirqeth_wake_irqÍ585—fgc˜Ä]Müstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB 'stmmaceth3okay36>rgmiiGinput T7d z'B@�—Ÿ8„default’9¶0¿usb@ff500000 generic-ehciùÿP ´5ÂÈ:Íusb3okayusb@ff520000 generic-ohciùÿR ´)5ÂÈ:Íusb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5Ãüotg×hostÈ; Íusb2-phyß3okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5Áüotg×otgö€€@@ È< Íusb2-phy 3disabledusb@ff5c0000 generic-ehciùÿ\ ´5Ä 3disableddma-controller@ff600000arm,pl330arm,primecellùÿ`@´-5Á üapb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<üi2c5L„default’=3okay‘€pmic@1brockchip,rk808ù&>´„default’?@&G´¡xin32krk808-clkout2UAaAmAyA…A‘A�©BµBÂAÏBÜCregulatorsDCDC_REG1éý q°'™p?vdd_armb regulator-state-memNDCDC_REG2éý øP'Ð?vdd_gpubsregulator-state-memgB@DCDC_REG3éý?vcc_ddrregulator-state-memgDCDC_REG4éý2Z '2Z ?vcc_iobBregulator-state-memg2Z LDO_REG1éý2Z '2Z  ?vccio_pmubCregulator-state-memg2Z LDO_REG2éý2Z '2Z ?vcc_tpregulator-state-memNLDO_REG3éýB@'B@?vdd_10regulator-state-memgB@LDO_REG4éýw@'w@ ?vcc18_lcdregulator-state-memgw@LDO_REG5éýw@'2Z  ?vccio_sdbregulator-state-memg2Z LDO_REG6éýB@'B@ ?vdd10_lcdregulator-state-memgB@LDO_REG7éýw@'w@?vcc_18bregulator-state-memgw@LDO_REG8éý2Z '2Z  ?vcca_codecregulator-state-memg2Z SWITCH_REG1éý?vcc_wlregulator-state-memgSWITCH_REG2éý?vcc_lcdb�regulator-state-memgi2c@ff660000rockchip,rk3288-i2cùÿf ´=üi2c5N„default’D 3disabledpwm@ff680000rockchip,rk3288-pwmùÿh›„default’E5_3okayb~pwm@ff680010rockchip,rk3288-pwmùÿh›„default’F5_ 3disabledpwm@ff680020rockchip,rk3288-pwmùÿh ›„default’G5_ 3disabledpwm@ff680030rockchip,rk3288-pwmùÿh0›„default’H5_ 3disabledsram@ff700000 mmio-sramùÿp€Šÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsbpower-controller!rockchip,rk3288-power-controller¦�hŸ bZpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ºIJKLMNOPQ¦power-domain@11ù 5ÏopºRS¦power-domain@12ù 5ÐܺT¦power-domain@13ù 5ÀºUV¦reboot-modesyscon-reboot-modeÁ”ÈRBÃÔRBÃâRBà òRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv5 üxin24mÍ5´þH�ÑÝjÒÞk$ #g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀbsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwb5edp-phyrockchip,rk3288-dp-phy5hü24m 3okaybjio-domains"rockchip,rk3288-io-voltage-domain 3disabledusbphyrockchip,rk3288-usb-phy3okayusb-phy@320 ù 5]üphyclk´ý… 'phy-resetb<usb-phy@334 ù45^üphyclk´ýˆ 'phy-resetb:usb-phy@348 ùH5_üphyclk´ý‹ 'phy-resetb;watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´O3okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹+5TÐ ümclkhclkáWætx ´6„default’XÍ5 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰+ ´55RÎüi2s_clki2s_hclkáWWætxrx„default’Y<W 3disabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}Áüaclkhclksclkapb_pclký® 'crypto-rstiommu@ff900800rockchip,iommuùÿ�@ ´5ÊÔ üaclkifaceq 3disablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´5ÍÕ üaclkifaceq~ 3disabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjüaclkhclksclk™Z ýilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑüaclk_vopdclk_vophclk_vop™Z ýdef 'axiahbdclk§[3okayportb endpoint@0ù®\boendpoint@1ù®]bkendpoint@2ù®^beendpoint@3ù®_bhiommu@ff930300rockchip,iommuùÿ“ ´5ÅÑ üaclkiface™Z q3okayb[vop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿Òüaclk_vopdclk_vophclk_vop™Z ý°±² 'axiahbdclk§`3okayportb endpoint@0ù®abpendpoint@1ù®bblendpoint@2ù®cbfendpoint@3ù®dbiiommu@ff940300rockchip,iommuùÿ” ´5ÆÒ üaclkiface™Z q3okayb`mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ürefpclk™Z Í5 3disabledportsportendpoint@0ù®eb^endpoint@1ù®fbclvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g üpclk_lvds„lcdc’g™Z Í5 3disabledportsport@0ùendpoint@0ù®hb_endpoint@1ù®ibddp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icüdppclkÈjÍdp™Z ýo'dpÍ53okay¾portsport@0ùendpoint@0ù®kb]endpoint@1ù®lbbport@1ùendpoint@0ù®mb‚hdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜ú+Í5 ´g5hmnüiahbisfrcec™Z 3okayÈnportsportendpoint@0ù®ob\endpoint@1ù®pbavideo-codec@ff9a0000rockchip,rk3288-vpuùÿš´   #vepuvdpu5ÐÜ üaclkhclk§q™Z iommu@ff9a0800rockchip,iommuùÿš ´ 5ÐÜ üaclkifaceq™Z bqiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o5ÏÛ üaclkifaceq 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ #jobmmugpu5Àr™Z 3okayÔsb2opp-table-1operating-points-v2bropp-100000000uõá|~ðopp-200000000u ëÂ|~ðopp-300000000uá£|B@opp-400000000uׄ|Èàopp-600000000u#ÃF|Ðqos@ffaa0000rockchip,rk3288-qossysconùÿª bUqos@ffaa0080rockchip,rk3288-qossysconùÿª€ bVqos@ffad0000rockchip,rk3288-qossysconùÿ­ bJqos@ffad0100rockchip,rk3288-qossysconùÿ­ bKqos@ffad0180rockchip,rk3288-qossysconùÿ­€ bLqos@ffad0400rockchip,rk3288-qossysconùÿ­ bMqos@ffad0480rockchip,rk3288-qossysconùÿ­€ bNqos@ffad0500rockchip,rk3288-qossysconùÿ­ bIqos@ffad0800rockchip,rk3288-qossysconùÿ­ bOqos@ffad0880rockchip,rk3288-qossysconùÿ­€ bPqos@ffad0900rockchip,rk3288-qossysconùÿ­ bQqos@ffae0000rockchip,rk3288-qossysconùÿ® bTqos@ffaf0000rockchip,rk3288-qossysconùÿ¯ bRqos@ffaf0080rockchip,rk3288-qossysconùÿ¯€ bSdma-controller@ffb20000arm,pl330arm,primecellùÿ²@´-5Á üapb_pclkbWefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q üpclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400àõ@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ bpinctrlrockchip,rk3288-pinctrlÍ5àŠgpio@ff750000rockchip,gpio-bankùÿu ´Q5@àõb>gpio@ff780000rockchip,gpio-bankùÿx ´R5Aàõgpio@ff790000rockchip,gpio-bankùÿy ´S5Bàõgpio@ff7a0000rockchip,gpio-bankùÿz ´T5Càõgpio@ff7b0000rockchip,gpio-bankùÿ{ ´U5Dàõb7gpio@ff7c0000rockchip,gpio-bankùÿ| ´V5Eàõgpio@ff7d0000rockchip,gpio-bankùÿ} ´W5Fàõgpio@ff7e0000rockchip,gpio-bankùÿ~ ´X5Gàõb|gpio@ff7f0000rockchip,gpio-bankùÿ ´Y5Hàõhdmihdmi-cec-c0"thdmi-cec-c7"thdmi-ddc "tthdmi-ddc-unwedge "utpcfg-output-low0bupcfg-pull-up;bvpcfg-pull-downHbwpcfg-pull-noneWbtpcfg-pull-none-12maWd bzsuspendglobal-pwroff"tb@ddrio-pwroff"tddr0-retention"vddr1-retention"vedpedp-hpd" wi2c0i2c0-xfer "ttb=i2c1i2c1-xfer "ttb%i2c2i2c2-xfer " t tbDi2c3i2c3-xfer "ttb&i2c4i2c4-xfer "ttb'i2c5i2c5-xfer "ttb(i2s0i2s0-bus`"ttttttbYlcdclcdc-ctl@"ttttbgsdmmcsdmmc-clk"xb sdmmc-cmd"ybsdmmc-cd"vbsdmmc-bus1"vsdmmc-bus4@"yyyybsdmmc-pwr" tb†sdio0sdio0-bus1"vsdio0-bus4@"vvvvsdio0-cmd"vsdio0-clk"tsdio0-cd"vsdio0-wp"vsdio0-pwr"vsdio0-bkpwr"vsdio0-int"vsdio1sdio1-bus1"vsdio1-bus4@"vvvvsdio1-cd"vsdio1-wp"vsdio1-bkpwr"vsdio1-int"vsdio1-cmd"vsdio1-clk"tsdio1-pwr" vemmcemmc-clk"tbemmc-cmd"vbemmc-pwr" vbemmc-bus1"vemmc-bus4@"vvvvemmc-bus8€"vvvvvvvvbspi0spi0-clk" vbspi0-cs0" vbspi0-tx"vbspi0-rx"vbspi0-cs1"vspi1spi1-clk" vbspi1-cs0" vb spi1-rx"vbspi1-tx"vbspi2spi2-cs1"vspi2-clk"vb!spi2-cs0"vb$spi2-rx"vb#spi2-tx" vb"uart0uart0-xfer "vtb)uart0-cts"vuart0-rts"tuart1uart1-xfer "v tb*uart1-cts" vuart1-rts" tuart2uart2-xfer "vtb+uart3uart3-xfer "vtb,uart3-cts" vuart3-rts" tuart4uart4-xfer "vtb-uart4-cts" vuart4-rts" ttsadcotp-pin" tb3otp-out" tb4pwm0pwm0-pin"tbEpwm1pwm1-pin"tbFpwm2pwm2-pin"tbGpwm3pwm3-pin"tbHgmacrgmii-pinsð"ttttzzzzttt zzttb9rmii-pins "ttttttttttspdifspdif-tx" tbXpcfg-pull-none-drv-8madbxpcfg-pull-up-drv-8ma;dbybacklightbl-en"tb}buttonspwrbtn"vbƒlcdlcd-cs"tb€pmicpmic-int"vb?usbhost-vbus-drv"tb„eth_phyeth-phy-pwr"tb…memory@0ímemoryù€adc-keys adc-keyss{buttons�w@button-up ªVolume Up°s»† button-down ªVolume Down°r»“àbutton-menuªMenu°‹» Äbutton-escªEsc°»B@button-homeªHome°f»Ö backlightpwm-backlightÕ  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿç€ |„default’} ~B@bexternal-gmac-clock fixed-clock‘sY@ ¡ext_gmac´b8panellg,lp079qx1-sp0v  |’€ �portsportendpoint®‚bmgpio-keys gpio-keys )„default’ƒkey-power >°tªGPIO Key Power 4G Edvcc-host-regulatorregulator-fixed W _>„default’„ ?vcc_hostéývcc-phy-regulatorregulator-fixed W _>„default’…?vcc_phy2Z '2Z éýb6vsys-regulatorregulator-fixed?vcc_sysLK@'LK@éýbAsdmmc-regulatorregulator-fixed _| „default’†?vcc_sd2Z '2Z  j†  {Bb #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,input-typedebounce-intervalenable-active-highstartup-delay-usvin-supply