Ð þíeÑ8_ (1_h,mecer,xms6rockchip,rk32297Mecer Xtreme Mini S6aliases=/serial@11010000E/serial@11020000M/serial@11030000U/spi@11090000Z/mmc@30000000_/mmc@30010000d/mmc@30020000cpuscpu@f00icpu,arm,cortex-a7uy€”£œ@±¸psciÆÑcpu@f01icpu,arm,cortex-a7uy€”¸psciÆÑcpu@f02icpu,arm,cortex-a7uy€”¸psciÆÑcpu@f03icpu,arm,cortex-a7uy€”¸psciÆÑopp-table-0,operating-points-v2ÙÑopp-408000000äQ–ë~ðùœ@ opp-600000000ä#ÃFëà˜opp-816000000ä0£,ëB@opp-1008000000ä<ÜëíØopp-1200000000äG†Œëtxopp-1296000000äM?dë7Èopp-1392000000äRø<ëûopp-1464000000äWBÞë\Àarm-pmu,arm,cortex-a7-pmu0LMNO!psci,arm,psci-1.0arm,psci-0.2¿smctimer,arm,armv7-timer40   Xn6oscillator ,fixed-clockXn6hxin24m{Ñ+display-subsystem,rockchip,display-subsystemˆ i2s1@100b0000(,rockchip,rk3228-i2srockchip,rk3066-i2su @ Ži2s_clki2s_hclk±Q»š  Ÿtxrx©default·  Ádisabledi2s0@100c0000(,rockchip,rk3228-i2srockchip,rk3066-i2su @ Ži2s_clki2s_hclk±Pºš Ÿtxrx Ádisabledspdif@100d0000,rockchip,rk3228-spdifu  ±S½ Žmclkhclkš Ÿtx©default·  Ádisabledi2s2@100e0000(,rockchip,rk3228-i2srockchip,rk3066-i2su@ Ži2s_clki2s_hclk±R¼š Ÿtxrx Ádisabledsyscon@11000000&,rockchip,rk3228-grfsysconsimple-mfduÑ,io-domains",rockchip,rk3228-io-voltage-domainÁokayÈ Öä power-controller!,rockchip,rk3228-power-controlleròÑ2power-domain@4u8±ÎˆÌÔÍÓ‡òpower-domain@5u±Ó¾Äòpower-domain@6u±ÊÐòpower-domain@7u ±ËÑ…†òpower-domain@8u±Õòusb2phy@760,rockchip,rk3228-usb2phyu` ±ŽŽphyclk husb480m_phy0{ÁokayÑHotg-port$;<= otg-bvalidotg-idlinestateÁokay(ÑGhost-port >  linestateÁokay(ÑIusb2phy@800,rockchip,rk3228-usb2phyu ±�Žphyclk husb480m_phy1{ÁokayÑJotg-port D  linestateÁokay(ÑKhost-port E  linestateÁokay(ÑLserial@11010000,snps,dw-apb-uartu 7Xn6±MUŽbaudclkapb_pclk©default ·3= Ádisabledserial@11020000,snps,dw-apb-uartu 8Xn6±NVŽbaudclkapb_pclk©default·3= Ádisabledserial@11030000,snps,dw-apb-uartu 9Xn6±OWŽbaudclkapb_pclk©default·3=Áokayefuse@11040000,rockchip,rk3228-efuseu ±G Žpclk_efuseid@7ucpu_leakage@17ui2c@11050000,rockchip,rk3228-i2cu $Ži2c±L©default· Ádisabledi2c@11060000,rockchip,rk3228-i2cu %Ži2c±M©default· Ádisabledi2c@11070000,rockchip,rk3228-i2cu &Ži2c±N©default·  Ádisabledi2c@11080000,rockchip,rk3228-i2cu 'Ži2c±O©default·! Ádisabledspi@11090000,rockchip,rk3228-spiu  1±ARŽspiclkapb_pclk©default·"#$%& Ádisabledwatchdog@110a0000 ,rockchip,rk3228-wdtsnps,dw-wdtu  (±b Ádisabledpwm@110b0000,rockchip,rk3288-pwmu J±^©default·' Ádisabledpwm@110b0010,rockchip,rk3288-pwmu J±^©default·(ÁokayÑXpwm@110b0020,rockchip,rk3288-pwmu J±^©default·)ÁokayÑYpwm@110b0030,rockchip,rk3288-pwmu 0J±^©default·* Ádisabledtimer@110c0000,,rockchip,rk3228-timerrockchip,rk3288-timeru  + ±a+ Žpclktimerclock-controller@110e0000,rockchip,rk3228-cruu±+Žxin24mU,{bHoÒÞkÃÌb$#g¸€0£,ÍeðÑ€ðÑ€xhÀðÑ€ðÑ€xhÀÑdma-controller@110f0000,arm,pl330arm,primecellu@”Ÿ±Â Žapb_pclkÑ thermal-zonescpu-thermal¶d̈Ú-tripscpu_alert0êpöÐppassiveÑ.cpu_alert1ê$øöÐppassiveÑ/cpu_critê_�öÐ pcriticalcooling-mapsmap0.0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1/0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@11150000,rockchip,rk3228-tsadcu :±HXŽtsadcapb_pclkoH€yW tsadc-apb©initdefaultsleep·0!1+05KsÁokaybÑ-hdmi-phy@12030000,rockchip,rk3228-hdmi-phyu±m+¿Žsysclkrefoclkrefpclk{ hhdmiphy_phyÁokayÑ8gpu@20000000",rockchip,rk3228-maliarm,mali-400u H gpgpmmupp0ppmmu0pp1ppmmu1±ÕÕ Žbuscorey2y~Áokay‡3video-codec@20020000(,rockchip,rk3228-vpurockchip,rk3399-vpuu     vepuvdpu±ÊÐ Žaclkhclk“4y2iommu@20020800,rockchip,iommuu   ±ÊÐ Žaclkifacey2šÑ4video-codec@20030000*,rockchip,rk3228-vdecrockchip,rk3399-vdecu €  ±ËÑ…†Žaxiahbcabaccoreo…†á£á£“5y2iommu@20030480,rockchip,iommuu €@ À@ ±ËÑ Žaclkifacey2šÑ5vop@20050000,rockchip,rk3228-vopu ü  ±Ó¾ÄŽaclk_vopdclk_vophclk_vopydef axiahbdclk“6y2ÁokayportÑ endpoint@0u§7Ñ<iommu@20053f00,rockchip,iommuu ?  ±ÓÄ Žaclkifacey2šÁokayÑ6rga@20060000(,rockchip,rk3228-rgarockchip,rk3288-rgau  !±ÍÓ‡Žaclkhclksclky2ykmn coreaxiahbiommu@20070800,rockchip,iommuu  ±ÌÔ Žaclkifacey2šÁokayhdmi@200a0000,rockchip,rk3228-dw-hdmiu = #o�·8±l{‰Žiahbisfrcec©default ·9:;y`hdmiÎ8ÓhdmiU,Áokayportsportendpoint@0u§<Ñ7mmc@300000000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcu0@   ±ÈDrvŽbiuciuciu-driveciu-sampleÝ©default ·=>?Áokayèúmmc@300100000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcu0@   ±ÉEswŽbiuciuciu-driveciu-sampleÝ©default ·@ABÁokay -C8Fmmc@300200000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcu0@ X<4`S<4` ±ËGuyŽbiuciuciu-driveciu-sampleažÝ©default ·DEFySresetÁokayè8usb@300400002,rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc2u0 ±ÚŽotgotg‡™¨€€@ ÎG Óusb2-phyÁokayusb@30080000 ,generic-ehciu0  ±×HÎIÓusbÁokayusb@300a0000 ,generic-ohciu0   ±×HÎIÓusbÁokayusb@300c0000 ,generic-ehciu0   ±ØJÎKÓusbÁokayusb@300e0000 ,generic-ohciu0  ±ØJÎKÓusbÁokayusb@30100000 ,generic-ehciu0 B ±ÙJÎLÓusbÁokayusb@30120000 ,generic-ohciu0 C ±ÙJÎLÓusbÁokayethernet@30200000,rockchip,rk3228-gmacu0   macirq8±~�‚€ÔoMŽstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macy8 stmmacethU,Áokayo|úð€·outputÄMÏrmii(Nmdio,snps,dwmac-mdioethernet-phy@04,ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22u±ƒØy?ÑMqos@31030080,rockchip,rk3228-qossysconu1€ Ñqos@31030100,rockchip,rk3228-qossysconu1 Ñqos@31030180,rockchip,rk3228-qossysconu1€ Ñqos@31030200,rockchip,rk3228-qossysconu1 Ñqos@31040000,rockchip,rk3228-qossysconu1 Ñqos@31050000,rockchip,rk3228-qossysconu1 Ñqos@31060000,rockchip,rk3228-qossysconu1 Ñqos@31070000,rockchip,rk3228-qossysconu1 Ñqos@31070080,rockchip,rk3228-qossysconu1€ Ñinterrupt-controller@32010000 ,arm,gic-400êÿ u22 2@ 2`   Ñpinctrl,rockchip,rk3228-pinctrlU,gpio@11110000,rockchip,gpio-banku 3±@'êÿgpio@11120000,rockchip,gpio-banku 4±A'êÿgpio@11130000,rockchip,gpio-banku 5±B'êÿÑTgpio@11140000,rockchip,gpio-banku 6±C'êÿÑSpcfg-pull-up3ÑRpcfg-pull-down@ÑQpcfg-pull-noneOÑPpcfg-pull-none-drv-12ma\ ÑOsdmmcsdmmc-clkkOÑ=sdmmc-cmdkOÑ>sdmmc-bus4@kOOOOÑ?sdiosdio-clkkOÑ@sdio-cmdkOÑAsdio-bus4@kOOOOÑBemmcemmc-clkkPÑDemmc-cmdkPÑEemmc-bus8€kPPPPPPPPÑFgmacrgmii-pinsðkP PPOOOO O OPPPP PPrmii-pins kP PPOO OPPPPphy-pins kPPhdmihdmi-hpdkQÑ:hdmii2c-xfer kPPÑ9hdmi-ceckPÑ;i2c0i2c0-xfer kPPÑi2c1i2c1-xfer kPPÑi2c2i2c2-xfer kPPÑ i2c3i2c3-xfer kPPÑ!spi0spi0-clkk RÑ"spi0-cs0kRÑ%spi0-txk RÑ#spi0-rxk RÑ$spi0-cs1k RÑ&spi1spi1-clkkRspi1-cs0kRspi1-rxkRspi1-txkRspi1-cs1kRi2s1i2s1-bus�kP P P P PPPPPÑ pwm0pwm0-pinkPÑ'pwm1pwm1-pinkPÑ(pwm2pwm2-pink PÑ)pwm3pwm3-pink PÑ*spdifspdif-txkPÑ tsadcotp-pinkPÑ0otp-outkPÑ1uart0uart0-xfer kPPÑuart0-ctskPÑuart0-rtskPÑuart1uart1-xfer k P PÑuart1-ctskPuart1-rtsk Puart2uart2-xfer kRPuart21-xfer k R PÑuart2-ctskPuart2-rtskPusbhost-vbus-drvkPÑUmemory@60000000imemoryu`@dc-12v-regulator,regulator-fixedydc_12vˆœ®·Æ·ÑWext_gmac ,fixed-clockXsY@ hext_gmac{power-led ,gpio-ledsled-0 ÞSäonsdio-pwrseq,mmc-pwrseq-simpleòTTÑCvcc-host-regulator,regulator-fixedþ S©default·U yvcc_hostˆœVÑvcc-phy-regulator,regulator-fixedþyvcc_phy®w@Æw@ˆœÑNvcc-sys-regulator,regulator-fixedyvcc_sysˆœ®LK@ÆLK@WÑVvccio-1v8-regulator,regulator-fixed yvccio_1v8®w@Æw@ˆVÑvccio-3v3-regulator,regulator-fixed yvccio_3v3®2Z Æ2Z ˆVÑ vdd-arm-regulator,pwm-regulator!Xa¨&Vyvdd_arm®~ðÆ\ÀˆœÑvdd-log-regulator,pwm-regulator!Ya¨&Vyvdd_log®B@ÆÖ ˆœÑ3 #address-cells#size-cellsinterrupt-parentcompatiblemodelserial0serial1serial2spi0mmc0mmc1mmc2device_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksenable-methodcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsclock-namesdmasdma-namespinctrl-namespinctrl-0statusvccio1-supplyvccio2-supplyvccio4-supply#power-domain-cellspm_qosinterrupt-names#phy-cellsphy-supplyreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-rates#dma-cellsarm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-modepower-domainsmali-supplyiommus#iommu-cellsremote-endpointassigned-clock-parentsphysphy-namesfifo-depthcap-mmc-highspeeddisable-wpbus-widthcap-sd-highspeedcap-sdio-irqmmc-pwrseqnon-removablevqmmc-supplymax-frequencyrockchip,default-sample-phasedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-handlephy-modephy-is-integratedinterrupt-controller#interrupt-cellsrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltgpiosdefault-statereset-gpiosenable-active-highgpiovin-supplypwmspwm-supply