Ð þíe8^ø('^À$,rockchip,rk3229-evbrockchip,rk3229!7Rockchip RK3229 Evaluation boardaliases=/serial@11010000E/serial@11020000M/serial@11030000U/spi@11090000Z/mmc@30020000cpuscpu@f00_cpu,arm,cortex-a7kovŠ™œ@§®psci¼Çcpu@f01_cpu,arm,cortex-a7kovŠ®psci¼Çcpu@f02_cpu,arm,cortex-a7kovŠ®psci¼Çcpu@f03_cpu,arm,cortex-a7kovŠ®psci¼Çopp-table-0,operating-points-v2ÏÇopp-408000000ÚQ–á~ðïœ@opp-600000000Ú#ÃFáà˜opp-816000000Ú0£,áB@opp-1008000000Ú<ÜáíØopp-1200000000ÚG†Œátxopp-1296000000ÚM?dá7Èopp-1392000000ÚRø<áûopp-1464000000ÚWBÞá\Àarm-pmu,arm,cortex-a7-pmu0 LMNOpsci,arm,psci-1.0arm,psci-0.2µsmctimer,arm,armv7-timer*0    Nn6oscillator ,fixed-clockNn6^xin24mqÇ+display-subsystem,rockchip,display-subsystem~ i2s1@100b0000(,rockchip,rk3228-i2srockchip,rk3066-i2sk @  „i2s_clki2s_hclk§Q»�  •txrxŸdefault­  ·disabledi2s0@100c0000(,rockchip,rk3228-i2srockchip,rk3066-i2sk @  „i2s_clki2s_hclk§Pº� •txrx ·disabledspdif@100d0000,rockchip,rk3228-spdifk   §S½ „mclkhclk� •txŸdefault­  ·disabledi2s2@100e0000(,rockchip,rk3228-i2srockchip,rk3066-i2sk@  „i2s_clki2s_hclk§R¼� •txrx ·disabledsyscon@11000000&,rockchip,rk3228-grfsysconsimple-mfdkÇ,io-domains",rockchip,rk3228-io-voltage-domain·okay¾ ÌÚ power-controller!,rockchip,rk3228-power-controllerèÇ2power-domain@4k8§ÎˆÌÔÍÓ‡üèpower-domain@5k§Ó¾Äüèpower-domain@6k§ÊÐüèpower-domain@7k §ËÑ…†üèpower-domain@8k§Õüèusb2phy@760,rockchip,rk3228-usb2phyk` §Ž„phyclk ^usb480m_phy0q·okayÇFotg-port$ ;<=otg-bvalidotg-idlinestate·okayÇEhost-port  > linestate·okayÇGusb2phy@800,rockchip,rk3228-usb2phyk §�„phyclk ^usb480m_phy1q·okayÇHotg-port  D linestate·okayÇIhost-port  E linestate·okayÇJserial@11010000,snps,dw-apb-uartk  7Nn6§MU„baudclkapb_pclkŸdefault ­)3 ·disabledserial@11020000,snps,dw-apb-uartk  8Nn6§NV„baudclkapb_pclkŸdefault­)3 ·disabledserial@11030000,snps,dw-apb-uartk  9Nn6§OW„baudclkapb_pclkŸdefault­)3·okayefuse@11040000,rockchip,rk3228-efusek §G „pclk_efuseid@7kcpu_leakage@17ki2c@11050000,rockchip,rk3228-i2ck  $„i2c§LŸdefault­ ·disabledi2c@11060000,rockchip,rk3228-i2ck  %„i2c§MŸdefault­ ·disabledi2c@11070000,rockchip,rk3228-i2ck  &„i2c§NŸdefault­  ·disabledi2c@11080000,rockchip,rk3228-i2ck  '„i2c§OŸdefault­! ·disabledspi@11090000,rockchip,rk3228-spik   1§AR„spiclkapb_pclkŸdefault­"#$%& ·disabledwatchdog@110a0000 ,rockchip,rk3228-wdtsnps,dw-wdtk   (§b ·disabledpwm@110b0000,rockchip,rk3288-pwmk @§^Ÿdefault­' ·disabledpwm@110b0010,rockchip,rk3288-pwmk @§^Ÿdefault­(·okayÇWpwm@110b0020,rockchip,rk3288-pwmk @§^Ÿdefault­)·okayÇXpwm@110b0030,rockchip,rk3288-pwmk 0@§^Ÿdefault­* ·disabledtimer@110c0000,,rockchip,rk3228-timerrockchip,rk3288-timerk   + §a+ „pclktimerclock-controller@110e0000,rockchip,rk3228-cruk§+„xin24mK,qXHeÒÞkÃÌb$u#g¸€0£,ÍeðÑ€ðÑ€xhÀðÑ€ðÑ€xhÀÇdma-controller@110f0000,arm,pl330arm,primecellk@ Š•§Â „apb_pclkÇ thermal-zonescpu-thermal¬dˆÐ-tripscpu_alert0àpìÐfpassiveÇ.cpu_alert1à$øìÐfpassiveÇ/cpu_crità_�ìÐ fcriticalcooling-mapsmap0÷.0üÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1÷/0üÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@11150000,rockchip,rk3228-tsadck  :§HX„tsadcapb_pclkeHu€oW  tsadc-apbŸinitdefaultsleep­01!0+As·okayXÇ-hdmi-phy@12030000,rockchip,rk3228-hdmi-phyk§m+¿„sysclkrefoclkrefpclkq ^hdmiphy_phy ·disabledÇ7gpu@20000000",rockchip,rk3228-maliarm,mali-400k H gpgpmmupp0ppmmu0pp1ppmmu1§ÕÕ „buscoreo2o~ ·disabledvideo-codec@20020000(,rockchip,rk3228-vpurockchip,rk3399-vpuk    vepuvdpu§ÊÐ „aclkhclk}3o2iommu@20020800,rockchip,iommuk   §ÊÐ „aclkifaceo2„Ç3video-codec@20030000*,rockchip,rk3228-vdecrockchip,rk3399-vdeck €   §ËÑ…†„axiahbcabaccoree…†uá£á£}4o2iommu@20030480,rockchip,iommuk €@ À@  §ËÑ „aclkifaceo2„Ç4vop@20050000,rockchip,rk3228-vopk ü  §Ó¾Ä„aclk_vopdclk_vophclk_vopodef  axiahbdclk}5o2 ·disabledportÇ endpoint@0k‘6Ç;iommu@20053f00,rockchip,iommuk ?  §ÓÄ „aclkifaceo2„ ·disabledÇ5rga@20060000(,rockchip,rk3228-rgarockchip,rk3288-rgak   !§ÍÓ‡„aclkhclksclko2okmn  coreaxiahbiommu@20070800,rockchip,iommuk   §ÌÔ „aclkifaceo2„ ·disabledhdmi@200a0000,rockchip,rk3228-dw-hdmik 3  #e�¡7§l{‰„iahbisfrcecŸdefault ­89:o` hdmi¸7½hdmiK, ·disabledportsportendpoint@0k‘;Ç6mmc@300000000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshck0@   §ÈDrv„biuciuciu-driveciu-sampleÇŸdefault ­<=> ·disabledmmc@300100000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshck0@   §ÉEsw„biuciuciu-driveciu-sampleÇŸdefault ­?@A ·disabledmmc@300200000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshck0@  N<4`Ò<4` §ËGuy„biuciuciu-driveciu-sampleàêžÇŸdefault ­BCDoS reset·okayusb@300400002,rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc2k0  §Ú„otg(otg0BQ€€@ ¸E ½usb2-phy·okayusb@30080000 ,generic-ehcik0   §×F¸G½usb·okayusb@300a0000 ,generic-ohcik0    §×F¸G½usb·okayusb@300c0000 ,generic-ehcik0    §ØH¸I½usb·okayusb@300e0000 ,generic-ohcik0   §ØH¸I½usb·okayusb@30100000 ,generic-ehcik0  B §ÙH¸J½usb·okayusb@30120000 ,generic-ohcik0  C §ÙH¸J½usb·okayethernet@30200000,rockchip,rk3228-gmack0   macirq8§~�‚€ÔoM„stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_maco8  stmmacethK,·okaye}~ ¡K}`inputLmrgmiiŸdefault­M vN† œ'B@±0ºqos@31030080,rockchip,rk3228-qossysconk1€ Çqos@31030100,rockchip,rk3228-qossysconk1 Çqos@31030180,rockchip,rk3228-qossysconk1€ Çqos@31030200,rockchip,rk3228-qossysconk1 Çqos@31040000,rockchip,rk3228-qossysconk1 Çqos@31050000,rockchip,rk3228-qossysconk1 Çqos@31060000,rockchip,rk3228-qossysconk1 Çqos@31070000,rockchip,rk3228-qossysconk1 Çqos@31070080,rockchip,rk3228-qossysconk1€ Çinterrupt-controller@32010000 ,arm,gic-400ÃØ k22 2@ 2`    Çpinctrl,rockchip,rk3228-pinctrlK,égpio@11110000,rockchip,gpio-bankk  3§@ðÃØgpio@11120000,rockchip,gpio-bankk  4§AðÃØgpio@11130000,rockchip,gpio-bankk  5§BðÃØÇNgpio@11140000,rockchip,gpio-bankk  6§CðÃØÇSpcfg-pull-up ÇRpcfg-pull-downÇQpcfg-pull-none(ÇPpcfg-pull-none-drv-12ma5 ÇOsdmmcsdmmc-clkDOÇ<sdmmc-cmdDOÇ=sdmmc-bus4@DOOOOÇ>sdiosdio-clkDOÇ?sdio-cmdDOÇ@sdio-bus4@DOOOOÇAemmcemmc-clkDPÇBemmc-cmdDPÇCemmc-bus8€DPPPPPPPPÇDgmacrgmii-pinsðDP PPOOOO O OPPPP PPÇMrmii-pins DP PPOO OPPPPphy-pins DPPhdmihdmi-hpdDQÇ9hdmii2c-xfer DPPÇ8hdmi-cecDPÇ:i2c0i2c0-xfer DPPÇi2c1i2c1-xfer DPPÇi2c2i2c2-xfer DPPÇ i2c3i2c3-xfer DPPÇ!spi0spi0-clkD RÇ"spi0-cs0DRÇ%spi0-txD RÇ#spi0-rxD RÇ$spi0-cs1D RÇ&spi1spi1-clkDRspi1-cs0DRspi1-rxDRspi1-txDRspi1-cs1DRi2s1i2s1-bus�DP P P P PPPPPÇ pwm0pwm0-pinDPÇ'pwm1pwm1-pinDPÇ(pwm2pwm2-pinD PÇ)pwm3pwm3-pinD PÇ*spdifspdif-txDPÇ tsadcotp-pinDPÇ0otp-outDPÇ1uart0uart0-xfer DPPÇuart0-ctsDPÇuart0-rtsDPÇuart1uart1-xfer D P PÇuart1-ctsDPuart1-rtsD Puart2uart2-xfer DRPÇuart21-xfer D R Puart2-ctsDPuart2-rtsDPkeyspwr-keyDRÇYusbhost-vbus-drvDPÇTmemory@60000000_memoryk`@dc-12v-regulator,regulator-fixedRdc_12vau‡·Ÿ·ÇVext_gmac ,fixed-clockNsY@ ^ext_gmacqÇKvcc-host-regulator,regulator-fixed· �SŸdefault­T Rvcc_hostauÊUÇvcc-phy-regulator,regulator-fixed·Rvcc_phy‡w@Ÿw@auÊÇLvcc-sys-regulator,regulator-fixedRvcc_sysau‡LK@ŸLK@ÊVÇUvccio-1v8-regulator,regulator-fixed Rvccio_1v8‡w@Ÿw@aÊUÇvccio-3v3-regulator,regulator-fixed Rvccio_3v3‡2Z Ÿ2Z aÊUÇ vdd-arm-regulator,pwm-regulatorÕWa¨ÚURvdd_arm‡~ðŸ\ÀauÇvdd-log-regulator,pwm-regulatorÕXa¨ÚURvdd_log‡B@ŸÖ augpio-keys ,gpio-keysåŸdefault­Ypower-keyðGPIO Key Power öSütd #address-cells#size-cellsinterrupt-parentcompatiblemodelserial0serial1serial2spi0mmc0device_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksenable-methodcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsclock-namesdmasdma-namespinctrl-namespinctrl-0statusvccio1-supplyvccio2-supplyvccio4-supply#power-domain-cellspm_qosinterrupt-names#phy-cellsphy-supplyreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-rates#dma-cellsarm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-modepower-domainsiommus#iommu-cellsremote-endpointassigned-clock-parentsphysphy-namesfifo-depthmax-frequencybus-widthrockchip,default-sample-phasecap-mmc-highspeednon-removabledr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayinterrupt-controller#interrupt-cellsrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltenable-active-highvin-supplypwmspwm-supplyautorepeatlabelgpioslinux,codedebounce-intervalwakeup-source