Ð þí],8W”(˜W\!,Rockchip RK3228 Evaluation board$2rockchip,rk3228-evbrockchip,rk3228aliases=/serial@11010000E/serial@11020000M/serial@11030000U/spi@11090000Z/mmc@30020000cpuscpu@f00_cpu2arm,cortex-a7kovŠ™œ@§®psci¼cpu@f01_cpu2arm,cortex-a7kovŠ®psci¼cpu@f02_cpu2arm,cortex-a7kovŠ®psci¼cpu@f03_cpu2arm,cortex-a7kovŠ®psci¼opp-table-02operating-points-v2ļopp-408000000ÏQ–Ö~ðäœ@õopp-600000000Ï#ÃFÖà˜opp-816000000Ï0£,ÖB@opp-1008000000Ï<ÜÖíØopp-1200000000ÏG†ŒÖtxarm-pmu2arm,cortex-a7-pmu0LMNO psci2arm,psci-1.0arm,psci-0.2µsmctimer2arm,armv7-timer0   Cn6oscillator 2fixed-clockCn6Sxin24mf¼'display-subsystem2rockchip,display-subsystemsi2s1@100b0000(2rockchip,rk3228-i2srockchip,rk3066-i2sk @ yi2s_clki2s_hclk§Q»…  Štxrx”default¢  ¬disabledi2s0@100c0000(2rockchip,rk3228-i2srockchip,rk3066-i2sk @ yi2s_clki2s_hclk§Pº… Štxrx ¬disabledspdif@100d00002rockchip,rk3228-spdifk  §S½ ymclkhclk… Štx”default¢  ¬disabledi2s2@100e0000(2rockchip,rk3228-i2srockchip,rk3066-i2sk@ yi2s_clki2s_hclk§R¼… Štxrx ¬disabledsyscon@11000000&2rockchip,rk3228-grfsysconsimple-mfdk¼(io-domains"2rockchip,rk3228-io-voltage-domain ¬disabledpower-controller!2rockchip,rk3228-power-controller³¼.power-domain@4k8§ÎˆÌÔÍÓ‡Ç ³power-domain@5k§Ó¾Ädzpower-domain@6k§ÊÐdzpower-domain@7k §ËÑ…†Ç³power-domain@8k§Õdzusb2phy@7602rockchip,rk3228-usb2phyk` §Žyphyclk Susb480m_phy0f ¬disabled¼Botg-port$;<=Îotg-bvalidotg-idlinestateÞ ¬disabled¼Ahost-port > ÎlinestateÞ ¬disabled¼Cusb2phy@8002rockchip,rk3228-usb2phyk §�yphyclk Susb480m_phy1f ¬disabled¼Dotg-port D ÎlinestateÞ ¬disabled¼Ehost-port E ÎlinestateÞ ¬disabled¼Fserial@110100002snps,dw-apb-uartk 7Cn6§MUybaudclkapb_pclk”default ¢éó ¬disabledserial@110200002snps,dw-apb-uartk 8Cn6§NVybaudclkapb_pclk”default¢éó ¬disabledserial@110300002snps,dw-apb-uartk 9Cn6§OWybaudclkapb_pclk”default¢éó¬okayefuse@110400002rockchip,rk3228-efusek §G ypclk_efuseid@7kcpu_leakage@17ki2c@110500002rockchip,rk3228-i2ck $yi2c§L”default¢ ¬disabledi2c@110600002rockchip,rk3228-i2ck %yi2c§M”default¢ ¬disabledi2c@110700002rockchip,rk3228-i2ck &yi2c§N”default¢ ¬disabledi2c@110800002rockchip,rk3228-i2ck 'yi2c§O”default¢ ¬disabledspi@110900002rockchip,rk3228-spik  1§ARyspiclkapb_pclk”default¢ !" ¬disabledwatchdog@110a0000 2rockchip,rk3228-wdtsnps,dw-wdtk  (§b ¬disabledpwm@110b00002rockchip,rk3288-pwmk §^”default¢# ¬disabledpwm@110b00102rockchip,rk3288-pwmk §^”default¢$ ¬disabledpwm@110b00202rockchip,rk3288-pwmk §^”default¢% ¬disabledpwm@110b00302rockchip,rk3288-pwmk 0§^”default¢& ¬disabledtimer@110c0000,2rockchip,rk3228-timerrockchip,rk3288-timerk  + §a' ypclktimerclock-controller@110e00002rockchip,rk3228-cruk§'yxin24m (fH%ÒÞkÃÌb$5#g¸€0£,ÍeðÑ€ðÑ€xhÀðÑ€ðÑ€xhÀ¼dma-controller@110f00002arm,pl330arm,primecellk@JU§Â yapb_pclk¼ thermal-zonescpu-thermalld‚ˆ�)tripscpu_alert0 p¬Ðfpassive¼*cpu_alert1 $ø¬Ðfpassive¼+cpu_crit _�¬Ð fcriticalcooling-mapsmap0·*0¼ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1·+0¼ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@111500002rockchip,rk3228-tsadck :§HXytsadcapb_pclk%H5€oW Ëtsadc-apb”initdefaultsleep¢,×-á,ës¬okay/¼)hdmi-phy@120300002rockchip,rk3228-hdmi-phyk§m'¿ysysclkrefoclkrefpclkf Shdmiphy_phyÞ ¬disabled¼3gpu@20000000"2rockchip,rk3228-maliarm,mali-400k HÎgpgpmmupp0ppmmu0pp1ppmmu1§ÕÕ ybuscoreJ.o~ ¬disabledvideo-codec@20020000(2rockchip,rk3228-vpurockchip,rk3399-vpuk    Îvepuvdpu§ÊÐ yaclkhclkX/J.iommu@200208002rockchip,iommuk   §ÊÐ yaclkifaceJ._¼/video-codec@20030000*2rockchip,rk3228-vdecrockchip,rk3399-vdeck €  §ËÑ…†yaxiahbcabaccore%…†5á£á£X0J.iommu@200304802rockchip,iommuk €@ À@ §ËÑ yaclkifaceJ._¼0vop@200500002rockchip,rk3228-vopk ü  §Ó¾Äyaclk_vopdclk_vophclk_vopodef ËaxiahbdclkX1J. ¬disabledport¼endpoint@0kl2¼7iommu@20053f002rockchip,iommuk ?  §ÓÄ yaclkifaceJ._ ¬disabled¼1rga@20060000(2rockchip,rk3228-rgarockchip,rk3288-rgak  !§ÍÓ‡yaclkhclksclkJ.okmn Ëcoreaxiahbiommu@200708002rockchip,iommuk  §ÌÔ yaclkifaceJ._ ¬disabledhdmi@200a00002rockchip,rk3228-dw-hdmik ó #%�|3§l{‰yiahbisfrcec”default ¢456o`Ëhdmi“3˜hdmi ( ¬disabledportsportendpoint@0kl7¼2mmc@3000000002rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshck0@   §ÈDrvybiuciuciu-driveciu-sample¢”default ¢89: ¬disabledmmc@3001000002rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshck0@   §ÉEswybiuciuciu-driveciu-sample¢”default ¢;<= ¬disabledmmc@3002000002rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshck0@ C<4`­<4` §ËGuyybiuciuciu-driveciu-sample»Åž¢”default ¢>?@oSËreset¬okayãõ usb@3004000022rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc2k0 §Úyotgotg#5D€€@ “A ˜usb2-phy ¬disabledusb@30080000 2generic-ehcik0  §×B“C˜usb ¬disabledusb@300a0000 2generic-ohcik0   §×B“C˜usb ¬disabledusb@300c0000 2generic-ehcik0   §ØD“E˜usb ¬disabledusb@300e0000 2generic-ohcik0  §ØD“E˜usb ¬disabledusb@30100000 2generic-ehcik0 B §ÙD“F˜usb ¬disabledusb@30120000 2generic-ohcik0 C §ÙD“F˜usb ¬disabledethernet@302000002rockchip,rk3228-gmack0  Îmacirq8§~�‚€ÔoMystmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_maco8 Ëstmmaceth (¬okay%|5úð€Soutput`GkrmiitHmdio2snps,dwmac-mdioethernet-phy@042ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22k§ƒo?¼Hqos@310300802rockchip,rk3228-qossysconk1€ ¼ qos@310301002rockchip,rk3228-qossysconk1 ¼qos@310301802rockchip,rk3228-qossysconk1€ ¼ qos@310302002rockchip,rk3228-qossysconk1 ¼qos@310400002rockchip,rk3228-qossysconk1 ¼qos@310500002rockchip,rk3228-qossysconk1 ¼qos@310600002rockchip,rk3228-qossysconk1 ¼qos@310700002rockchip,rk3228-qossysconk1 ¼qos@310700802rockchip,rk3228-qossysconk1€ ¼interrupt-controller@32010000 2arm,gic-400‘¦ k22 2@ 2`   ¼pinctrl2rockchip,rk3228-pinctrl (·gpio@111100002rockchip,gpio-bankk 3§@¾Î‘¦gpio@111200002rockchip,gpio-bankk 4§A¾Î‘¦gpio@111300002rockchip,gpio-bankk 5§B¾Î‘¦gpio@111400002rockchip,gpio-bankk 6§C¾Î‘¦pcfg-pull-upÚ¼Lpcfg-pull-downç¼Kpcfg-pull-noneö¼Jpcfg-pull-none-drv-12ma ¼Isdmmcsdmmc-clkI¼8sdmmc-cmdI¼9sdmmc-bus4@IIII¼:sdiosdio-clkI¼;sdio-cmdI¼<sdio-bus4@IIII¼=emmcemmc-clkJ¼>emmc-cmdJ¼?emmc-bus8€JJJJJJJJ¼@gmacrgmii-pinsðJ JJIIII I IJJJJ JJrmii-pins J JJII IJJJJphy-pins JJhdmihdmi-hpdK¼5hdmii2c-xfer JJ¼4hdmi-cecJ¼6i2c0i2c0-xfer JJ¼i2c1i2c1-xfer JJ¼i2c2i2c2-xfer JJ¼i2c3i2c3-xfer JJ¼spi0spi0-clk L¼spi0-cs0L¼!spi0-tx L¼spi0-rx L¼ spi0-cs1 L¼"spi1spi1-clkLspi1-cs0Lspi1-rxLspi1-txLspi1-cs1Li2s1i2s1-bus�J J J J JJJJJ¼ pwm0pwm0-pinJ¼#pwm1pwm1-pinJ¼$pwm2pwm2-pin J¼%pwm3pwm3-pin J¼&spdifspdif-txJ¼ tsadcotp-pinJ¼,otp-outJ¼-uart0uart0-xfer JJ¼uart0-ctsJ¼uart0-rtsJ¼uart1uart1-xfer  J J¼uart1-ctsJuart1-rts Juart2uart2-xfer LJ¼uart21-xfer  L Juart2-ctsJuart2-rtsJmemory@60000000_memoryk`@vcc-phy-regulator2regulator-fixed 3vcc_phyBw@Zw@r†¼G #address-cells#size-cellsinterrupt-parentmodelcompatibleserial0serial1serial2spi0mmc0device_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksenable-methodphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsclock-namesdmasdma-namespinctrl-namespinctrl-0status#power-domain-cellspm_qosinterrupt-names#phy-cellsreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-rates#dma-cellsarm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypower-domainsiommus#iommu-cellsremote-endpointassigned-clock-parentsphysphy-namesfifo-depthmax-frequencybus-widthrockchip,default-sample-phasecap-mmc-highspeedmmc-ddr-1_8vdisable-wpnon-removabledr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-supplyphy-modephy-handlephy-is-integratedinterrupt-controller#interrupt-cellsrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsenable-active-highregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-on