Ð þíQ-8JH(åJ&rockchip,rk3036-kylinrockchip,rk3036&7Rockchip RK3036 KylinBoardaliases=/i2c@20072000B/i2c@20056000G/i2c@2005a000L/mmc@1021c000R/mmc@10214000X/mmc@10218000^/serial@20060000f/serial@20064000n/serial@20068000v/spi@20074000cpuszrockchip,rk3036-smpcpu@f00ˆcpuarm,cortex-a7”˜Ÿ s€B@°œ@¾Åcpu@f01ˆcpuarm,cortex-a7”˜Åarm-pmuarm,cortex-a7-pmuÍLMØdisplay-subsystemrockchip,display-subsystemëtimerarm,armv7-timerñ0Í   n6oscillator fixed-clockn6%xin24m8Å$sram@10080000 mmio-sram”  E smp-sram@0rockchip,rk3066-smp-sram”gpu@10090000"rockchip,rk3036-maliarm,mali-400” 0ÍLgpgpmmupp0ppmmu0\@lõá¾@@ �buscore�˜x›okay¢video-codec@10108000rockchip,rk3036-vpu”€ ÍLvdpu¾ÐÜ �aclkhclk®�iommu@10108800rockchip,iommu”ˆ Í7¾ÐÜ �aclkiface�µÅvop@10118000rockchip,rk3036-vop”€œ Í+¾ÅdÑ�aclk_vopdclk_vophclk_vop˜uvw Âaxiahbdclk® �›okayportÅendpoint@0”Î Å)iommu@10118300rockchip,iommu”ƒ Í+¾ÅÑ �aclkiface�µ›okayÅ qos@1012d000rockchip,rk3036-qossyscon”Ð Å'qos@1012e000rockchip,rk3036-qossyscon”à Å&qos@1012f000rockchip,rk3036-qossyscon”ð Å%interrupt-controller@10139000 arm,gic-400Þó ”�  À à  Í Åusb@101800002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2” Í ¾Á�otgotg -€€@@ ›okayusb@101c00002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2” Í ¾Â�otghost›okayethernet@10200000rockchip,rk3036-emac” @ Í< ¾Ì˜—�hclkmacrefmacclk\™I`djrmii›okays w  Š šdefault¨mdioethernet-phy@0”Å mmc@102140000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc”!@@<4`²<4`¾ÈD�biuciuÀ ͘QÂreset ›disabledËÕçøÈ šdefault¨mmc@102180000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc”!€@²<4` ¾ÉEsw�biuciuciu-driveciu-sampleÀ ͘RÂreset›okayËç"Z@Vašdefault ¨o|‰–mmc@1021c0000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc”!À@ ÍËÕ<4`²<4` ¾ËGuy�biuciuciu-driveciu-sample"ž ¤ ©rx-txÀ³ašdefault ¨˜SÂreset›okayi2s@10220000(rockchip,rk3036-i2srockchip,rk3066-i2s”"@ Í3�i2s_clki2s_hclk¾RΤ©txrxšdefault¨À›okayÅEnand-controller@10500000(rockchip,rk3036-nfcrockchip,rk2928-nfc”P@ ;ÅL�ahbnfc\LlðÑ€¨ !"#šdefault ›disabledclock-controller@20000000rockchip,rk3036-cru” ¾$�xin24m< 8Ñ\l#g¸€Åsyscon@20008000&rockchip,rk3036-grfsysconsimple-mfd” €Å power-controller!rockchip,rk3036-power-controllerÞÅpower-domain@3”¾ÅÑdò%Þpower-domain@4”¾ÐÜò&Þpower-domain@5”¾@ò'Þreboot-modesyscon-reboot-modeùØRBà RBÃRBà *RBÃaudio-codec@20030000rockchip,rk3036-codec” @ �acodec_pclk¾q< À›okayhdmi@20034000rockchip,rk3036-inno-hdmi” @@ Í-¾h�pclkšdefault¨(›okayportsport@0”endpointÎ)Å port@1”timer@20044000,rockchip,rk3036-timerrockchip,rk3288-timer” @  Í ¾a$ �pclktimerpwm@20050000(rockchip,rk3036-pwmrockchip,rk2928-pwm” 6¾^šdefault¨* ›disabledpwm@20050010(rockchip,rk3036-pwmrockchip,rk2928-pwm” 6¾^šdefault¨+ ›disabledpwm@20050020(rockchip,rk3036-pwmrockchip,rk2928-pwm”  6¾^šdefault¨, ›disabledpwm@20050030(rockchip,rk3036-pwmrockchip,rk2928-pwm” 06¾^šdefault¨- ›disabledi2c@20056000(rockchip,rk3036-i2crockchip,rk3288-i2c” ` Í�i2c¾Mšdefault¨.›okay€pmic@1brockchip,rk808”& Íšdefault¨/0Ab8%xin32krk808-clkout2p1|1ˆ1”1 1¬1¸2Ä3Ð3Ý1ê3÷4regulatorsDCDC_REG1* q°B™pZvdd_armregulator-state-memiDCDC_REG2* øPBÐZvdd_gpuÅregulator-state-mem‚šB@DCDC_REG3Zvcc_ddrregulator-state-mem‚DCDC_REG4*2Z B2Z Zvcc_ioÅ3regulator-state-mem‚š2Z LDO_REG1*2Z B2Z  Zvccio_pmuÅ4regulator-state-mem‚š2Z LDO_REG2*2Z B2Z Zvcc_tpregulator-state-memiLDO_REG3*B@BB@Zvdd_10regulator-state-mem‚šB@LDO_REG4*w@Bw@ Zvcc18_lcdregulator-state-mem‚šw@LDO_REG5*w@B2Z  Zvccio_sdregulator-state-mem‚š2Z LDO_REG6*w@B&% Zvout5regulator-state-mem‚šw@LDO_REG7*w@Bw@Zvcc_18Å2regulator-state-mem‚šw@LDO_REG8*w@Bw@ Zvcca_codecregulator-state-mem‚šw@SWITCH_REG1Zvcc_wlregulator-state-mem‚SWITCH_REG2Zvcc_lcdregulator-state-mem‚i2c@2005a000(rockchip,rk3036-i2crockchip,rk3288-i2c”   Í�i2c¾Nšdefault¨5›okayaudio-codec@1brealtek,rt5616”¾q�mclkÀÅFserial@20060000&rockchip,rk3036-uartsnps,dw-apb-uart”  ͶÀn6¾MU�baudclkapb_pclkšdefault ¨678›okayserial@20064000&rockchip,rk3036-uartsnps,dw-apb-uart” @ ͶÀn6¾NV�baudclkapb_pclkšdefault¨9 ›disabledserial@20068000&rockchip,rk3036-uartsnps,dw-apb-uart” € ͶÀn6¾OW�baudclkapb_pclkšdefault¨:›okayi2c@20072000(rockchip,rk3036-i2crockchip,rk3288-i2c”   Í�i2c¾Lšdefault¨; ›disabledspi@20074000rockchip,rk3036-spi” @ ;AR�spiclkapb_pclk¤ ©txrxšdefault¨<=>? ›disableddma-controller@20078000arm,pl330arm,primecell” €@ÍÍØó¾Â �apb_pclkÅpinctrlrockchip,rk3036-pinctrl< Egpio@2007c000rockchip,gpio-bank” À Í$¾@ ÞóÅDgpio@20080000rockchip,gpio-bank”  Í%¾A Þógpio@20084000rockchip,gpio-bank” @ Í&¾B ÞóÅ pcfg-pull-default&ÅApcfg-pull-none<Å@pwm0pwm0-pinI@Å*pwm1pwm1-pinI@Å+pwm2pwm2-pinI@Å,pwm3pwm3-pinI@Å-sdmmcsdmmc-clkI@Åsdmmc-cmdIAÅsdmmc-cdIAÅsdmmc-bus1IAsdmmc-bus4@IAAAAÅsdmmc-pwrI@sdiosdio-bus1I Asdio-bus4@I A A AAÅsdio-cmdIAÅsdio-clkI @Åbt-wake-hIAÅCemmcemmc-clkI@Åemmc-cmdIAÅemmc-bus8€IAAAAAAAAÅnfcflash-aleIAÅflash-bus8€IAAAAAAAAÅflash-cleIAÅflash-csn0IAÅ flash-rdnIAÅ!flash-rdyIAÅ"flash-wrnIAÅ#emacemac-xfer€I A AAAAAAAÅemac-mdio I AAÅi2c0i2c0-xfer I@@Å;i2c1i2c1-xfer I@@Å.i2c2i2c2-xfer I@@Å5i2si2s-bus`IAAAAAAÅhdmihdmi-ctl@I@ @ @ @Å(uart0uart0-xfer IA@Å6uart0-ctsIAÅ7uart0-rtsI@Å8uart1uart1-xfer IA@Å9uart2uart2-xfer IA@Å:spi-pinsspi-txdIAÅ<spi-rxdIAÅ=spi-clkIAÅ>spi-cs0IAÅ?spi-cs1IAledsled-ctlI@ÅBpmicpmic-intIAÅ/suspendglobal-pwroffI@Å0memory@60000000ˆmemory”` gpio-leds gpio-ledsled-0 ” Wkylin:red:ledšdefault¨Bsdio-pwrseqmmc-pwrseq-simplešdefault¨C$ŽDD Åsoundsimple-audio-card]i2svrockchip,rt5616-codec�4§MicrophoneMicrophone JackHeadphoneHeadphone JackkÁMIC1Microphone JackMIC2Microphone JackMicrophone Jackmicbias1Headphone JackHPOLHeadphone JackHPORsimple-audio-card,cpuÛEsimple-audio-card,codecÛFvsys-regulatorregulator-fixedZvcc_sys*LK@BLK@Å1 #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2mshc0mshc1mshc2serial0serial1serial2spienable-methoddevice_typeregresetsoperating-pointsclock-latencyclocksphandleinterruptsinterrupt-affinityportsarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsrangesinterrupt-namesassigned-clocksassigned-clock-ratesclock-namespower-domainsstatusmali-supplyiommus#iommu-cellsreset-namesremote-endpointinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,grfassigned-clock-parentsmax-speedphy-modephyphy-reset-durationphy-reset-gpiospinctrl-namespinctrl-0max-frequencyfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpcap-sdio-irqrockchip,default-sample-phasekeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104dmasdma-namesmmc-ddr-1_8v#sound-dai-cells#reset-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#pwm-cellsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinslabelsimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-dai