Ð þí 8( Ì0ti,omap3-zoom3ti,omap3630ti,omap36xxti,omap3 + 7TI Zoom3chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8{cpu‡‹’cpuž“à¬ÀËÚæ pmu@54000000arm,cortex-a8-pmu‡T€îùdebugsssocti,omap-inframpu ti,omap3-mpuùmpuiva ti,iva2.2ùivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus‡hî +ùl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus‡ +  pinmux@30 ti,omap3-padconfpinctrl-single‡08+ *?]ÿpinmux_mmc1_pins0zæñpinmux_mmc2_pinsPz(*,.02468:pinmux_mmc3_pinszh æópinmux_uart1_pins zPNRALæçpinmux_uart2_pins zDFJHæèpinmux_uart3_pins zjlnpæépinmux_wl12xx_gpiozêæ scm_conf@270sysconsimple-bus‡p0+ p0æpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap‡°Žpbias_mmc_omap2430•pbias_mmc_omap2430¤w@¼-ÆÀæîclocks+clock@68 ti,clksel‡hÔclock-mcbsp5-mux-fckÔti,composite-mux-clockámcbsp5_mux_fck‹ôæ clock-mcbsp3-mux-fckÔti,composite-mux-clockámcbsp3_mux_fck‹ æclock-mcbsp4-mux-fckÔti,composite-mux-clockámcbsp4_mux_fck‹ ôæmcbsp5_fckÔti,composite-clock‹ æûclock@4 ti,clksel‡Ôclock-mcbsp1-mux-fckÔti,composite-mux-clockámcbsp1_mux_fck‹ôæ clock-mcbsp2-mux-fckÔti,composite-mux-clockámcbsp2_mux_fck‹ ôæmcbsp1_fckÔti,composite-clock‹ æömcbsp2_fckÔti,composite-clock‹æømcbsp3_fckÔti,composite-clock‹æùmcbsp4_fckÔti,composite-clock‹æúclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single‡ \+ *?]ÿpinmux_wlan_host_wkup_pinsztarget-module@480a6000ti,sysc-omap2ti,sysc‡H `DH `HH `Lrevsyscsyss  &‹’ick+ H ` aes1@0 ti,omap3-aes‡Pî3  8txrxtarget-module@480c5000ti,sysc-omap2ti,sysc‡H PDH PHH PLrevsyscsyss  &‹’ick+ H P aes2@0 ti,omap3-aes‡Pî3AB8txrxprm@48306000 ti,omap3-prm‡H0`@î clocks+virt_16_8m_ckÔ fixed-clockBYæosc_sys_ck@d40Ô ti,mux-clock‹‡ @æsys_ck@1270Ôti,divider-clock‹ôR‡p]æ"sys_clkout1@d70Ôti,gate-clock‹‡ pôdpll3_x2_ckÔfixed-factor-clock‹tdpll3_m2x2_ckÔfixed-factor-clock‹tæ!dpll4_x2_ckÔfixed-factor-clock‹ tcorex2_fckÔfixed-factor-clock‹!tæ#wkup_l4_ickÔfixed-factor-clock‹"tæbcorex2_d3_fckÔfixed-factor-clock‹#tæŠcorex2_d5_fckÔfixed-factor-clock‹#tæ‹clockdomainscm@48004000 ti,omap3-cm‡H@@clocks+dummy_apb_pclkÔ fixed-clockBomap_32k_fckÔ fixed-clockB€æHvirt_12m_ckÔ fixed-clockB·ævirt_13m_ckÔ fixed-clockBÆ]@ævirt_19200000_ckÔ fixed-clockB$øævirt_26000000_ckÔ fixed-clockBŒº€ævirt_38_4m_ckÔ fixed-clockBIðædpll4_ck@d00Ôti,omap3-dpll-per-j-type-clock‹""‡ D 0æ dpll4_m2_ck@d48Ôti,divider-clock‹ R?‡ H]æ$dpll4_m2x2_mul_ckÔfixed-factor-clock‹$tæ%dpll4_m2x2_ck@d00Ôti,hsdiv-gate-clock‹%ô‡ ‰æ&omap_96m_alwon_fckÔfixed-factor-clock‹&tæ2dpll3_ck@d00Ôti,omap3-dpll-core-clock‹""‡ @ 0æclock@1140 ti,clksel‡@Ôclock-dpll3-m3Ôti,divider-clock ádpll3_m3_ck‹ôR]æ,clock-dpll4-m6Ôti,divider-clock ádpll4_m6_ck‹ ôR?]æ>clock-emu-src-muxÔ ti,mux-clockáemu_src_mux_ck‹"'()ævclock-pclk-fckÔti,divider-clock ápclk_fck‹*ôR]clock-pclkx2-fckÔti,divider-clock ápclkx2_fck‹*ôR]clock-atclk-fckÔti,divider-clock áatclk_fck‹*ôR]clock-traceclk-src-fckÔ ti,mux-clockátraceclk_src_fck‹"'()ôæ+clock-traceclk-fckÔti,divider-clock átraceclk_fck‹+ô R]dpll3_m3x2_mul_ckÔfixed-factor-clock‹,tæ-dpll3_m3x2_ck@d00Ôti,hsdiv-gate-clock‹-ô ‡ ‰æ.emu_core_alwon_ckÔfixed-factor-clock‹.tæ'sys_altclkÔ fixed-clockBæ5mcbsp_clksÔ fixed-clockBæcore_ckÔfixed-factor-clock‹tæ/dpll1_fck@940Ôti,divider-clock‹/ôR‡ @]æ0dpll1_ck@904Ôti,omap3-dpll-clock‹"0‡  $ @ 4ædpll1_x2_ckÔfixed-factor-clock‹tæ1dpll1_x2m2_ck@944Ôti,divider-clock‹1R‡ D]æEcm_96m_fckÔfixed-factor-clock‹2tæ3clock@d40 ti,clksel‡ @Ôclock-dpll3-m2Ôti,divider-clock ádpll3_m2_ck‹ôR]æclock-omap-96m-fckÔ ti,mux-clock áomap_96m_fck‹3"ôæYclock-omap-54m-fckÔ ti,mux-clock áomap_54m_fck‹45ôæAclock-omap-48m-fckÔ ti,mux-clock áomap_48m_fck‹65ôæ9clock@e40 ti,clksel‡@Ôclock-dpll4-m3Ôti,divider-clock ádpll4_m3_ck‹ ôR ]æ7clock-dpll4-m4Ôti,divider-clock ádpll4_m4_ck‹ R]æ:dpll4_m3x2_mul_ckÔfixed-factor-clock‹7tæ8dpll4_m3x2_ck@d00Ôti,hsdiv-gate-clock‹8ô‡ ‰æ4cm_96m_d2_fckÔfixed-factor-clock‹3tæ6omap_12m_fckÔfixed-factor-clock‹9tæZdpll4_m4x2_mul_ckÔti,fixed-factor-clock‹:Ÿ­ºæ;dpll4_m4x2_ck@d00Ôti,gate-clock‹;ô‡ ‰ºæ^dpll4_m5_ck@f40Ôti,divider-clock‹ R?‡@]æ<dpll4_m5x2_mul_ckÔti,fixed-factor-clock‹<Ÿ­ºæ=dpll4_m5x2_ck@d00Ôti,hsdiv-gate-clock‹=ô‡ ‰ºæzdpll4_m6x2_mul_ckÔfixed-factor-clock‹>tæ?dpll4_m6x2_ck@d00Ôti,hsdiv-gate-clock‹?ô‡ ‰æ@emu_per_alwon_ckÔfixed-factor-clock‹@tæ(clock@d70 ti,clksel‡ pÔclock-clkout2-src-gateÔ ti,composite-no-wait-gate-clockáclkout2_src_gate_ck‹/ôæCclock-clkout2-src-muxÔti,composite-mux-clockáclkout2_src_mux_ck‹/"3AæDclock-sys-clkout2Ôti,divider-clock ásys_clkout2‹BôR@Íclkout2_src_ckÔti,composite-clock‹CDæBmpu_ckÔfixed-factor-clock‹EtæFarm_fck@924Ôti,divider-clock‹F‡ $Remu_mpu_alwon_ckÔfixed-factor-clock‹Ftæ)clock@a40 ti,clksel‡ @Ôclock-l3-ickÔti,divider-clockál3_ick‹/R]æGclock-l4-ickÔti,divider-clockál4_ick‹GôR]æIclock-gpt10-mux-fckÔti,composite-mux-clockágpt10_mux_fck‹H"ôæVclock-gpt11-mux-fckÔti,composite-mux-clockágpt11_mux_fck‹H"ôæXclock-ssi-ssr-div-fck-3430es2Ôti,composite-divider-clockássi_ssr_div_fck_3430es2‹#ô$ãæclock@c40 ti,clksel‡ @Ôclock-rm-ickÔti,divider-clockárm_ick‹IôR]clock-gpt1-mux-fckÔti,composite-mux-clock ágpt1_mux_fck‹H"æaclock-usim-mux-fckÔti,composite-mux-clock áusim_mux_fck(‹"JKLMNOPQRô]æƒclock@a00 ti,clksel‡ Ôclock-gpt10-gate-fckÔti,composite-gate-clockágpt10_gate_fck‹"ô æUclock-gpt11-gate-fckÔti,composite-gate-clockágpt11_gate_fck‹"ô æWclock-mmchs2-fckÔti,wait-gate-clock ámmchs2_fck‹ôæ¹clock-mmchs1-fckÔti,wait-gate-clock ámmchs1_fck‹ôæºclock-i2c3-fckÔti,wait-gate-clock ái2c3_fck‹ôæ»clock-i2c2-fckÔti,wait-gate-clock ái2c2_fck‹ôæ¼clock-i2c1-fckÔti,wait-gate-clock ái2c1_fck‹ôæ½clock-mcbsp5-gate-fckÔti,composite-gate-clockámcbsp5_gate_fck‹ô æ clock-mcbsp1-gate-fckÔti,composite-gate-clockámcbsp1_gate_fck‹ô æ clock-mcspi4-fckÔti,wait-gate-clock ámcspi4_fck‹Sôæ¾clock-mcspi3-fckÔti,wait-gate-clock ámcspi3_fck‹Sôæ¿clock-mcspi2-fckÔti,wait-gate-clock ámcspi2_fck‹SôæÀclock-mcspi1-fckÔti,wait-gate-clock ámcspi1_fck‹SôæÁclock-uart2-fckÔti,wait-gate-clock áuart2_fck‹SôæÂclock-uart1-fckÔti,wait-gate-clock áuart1_fck‹Sô æÃclock-hdq-fckÔti,wait-gate-clockáhdq_fck‹TôæÄclock-modem-fckÔti,omap3-interface-clock ámodem_fck‹"ôæàclock-mspro-fckÔti,wait-gate-clock ámspro_fck‹ôclock-ssi-ssr-gate-fck-3430es2Ô ti,composite-no-wait-gate-clockássi_ssr_gate_fck_3430es2‹#ôæ~clock-mmchs3-fckÔti,wait-gate-clock ámmchs3_fck‹ôæÜgpt10_fckÔti,composite-clock‹UVgpt11_fckÔti,composite-clock‹WXcore_96m_fckÔfixed-factor-clock‹Ytæcore_48m_fckÔfixed-factor-clock‹9tæScore_12m_fckÔfixed-factor-clock‹ZtæTcore_l3_ickÔfixed-factor-clock‹Gtæ[clock@a10 ti,clksel‡ Ôclock-sdrc-ickÔti,wait-gate-clock ásdrc_ick‹[ôæŽclock-mmchs2-ickÔti,omap3-interface-clock ámmchs2_ick‹\ôæÅclock-mmchs1-ickÔti,omap3-interface-clock ámmchs1_ick‹\ôæÆclock-hdq-ickÔti,omap3-interface-clockáhdq_ick‹\ôæÇclock-mcspi4-ickÔti,omap3-interface-clock ámcspi4_ick‹\ôæÈclock-mcspi3-ickÔti,omap3-interface-clock ámcspi3_ick‹\ôæÉclock-mcspi2-ickÔti,omap3-interface-clock ámcspi2_ick‹\ôæÊclock-mcspi1-ickÔti,omap3-interface-clock ámcspi1_ick‹\ôæËclock-i2c3-ickÔti,omap3-interface-clock ái2c3_ick‹\ôæÌclock-i2c2-ickÔti,omap3-interface-clock ái2c2_ick‹\ôæÍclock-i2c1-ickÔti,omap3-interface-clock ái2c1_ick‹\ôæÎclock-uart2-ickÔti,omap3-interface-clock áuart2_ick‹\ôæÏclock-uart1-ickÔti,omap3-interface-clock áuart1_ick‹\ô æÐclock-gpt11-ickÔti,omap3-interface-clock ágpt11_ick‹\ô æÑclock-gpt10-ickÔti,omap3-interface-clock ágpt10_ick‹\ô æÒclock-mcbsp5-ickÔti,omap3-interface-clock ámcbsp5_ick‹\ô æÓclock-mcbsp1-ickÔti,omap3-interface-clock ámcbsp1_ick‹\ô æÔclock-omapctrl-ickÔti,omap3-interface-clock áomapctrl_ick‹\ôæÕclock-aes2-ickÔti,omap3-interface-clock áaes2_ick‹\ôæclock-sha12-ickÔti,omap3-interface-clock ásha12_ick‹\ôæÖclock-icr-ickÔti,omap3-interface-clockáicr_ick‹\ôclock-des2-ickÔti,omap3-interface-clock ádes2_ick‹\ôclock-mspro-ickÔti,omap3-interface-clock ámspro_ick‹\ôclock-mailboxes-ickÔti,omap3-interface-clockámailboxes_ick‹\ôclock-sad2d-ickÔti,omap3-interface-clock ásad2d_ick‹Gôæáclock-hsotgusb-ick-3430es2Ô"ti,omap3-hsotgusb-interface-clockáhsotgusb_ick_3430es2‹[ôæ�clock-ssi-ick-3430es2Ôti,omap3-ssi-interface-clockássi_ick_3430es2‹]ôæclock-mmchs3-ickÔti,omap3-interface-clock ámmchs3_ick‹\ôæÛgpmc_fckÔfixed-factor-clock‹[tcore_l4_ickÔfixed-factor-clock‹Itæ\clock@e00 ti,clksel‡Ôclock-dss-tv-fckÔti,gate-clock ádss_tv_fck‹Aôæ´clock-dss-96m-fckÔti,gate-clock ádss_96m_fck‹Yôæµclock-dss2-alwon-fckÔti,gate-clockádss2_alwon_fck‹"ôæ¶clock-dss1-alwon-fck-3430es2Ôti,dss-gate-clockádss1_alwon_fck_3430es2‹^ôºæ·dummy_ckÔ fixed-clockBclock@c00 ti,clksel‡ Ôclock-gpt1-gate-fckÔti,composite-gate-clockágpt1_gate_fck‹"ôæ`clock-gpio1-dbckÔti,gate-clock ágpio1_dbck‹_ôæ«clock-wdt2-fckÔti,wait-gate-clock áwdt2_fck‹_ôæ¬clock-sr1-fckÔti,wait-gate-clockásr1_fck‹"ôæclock-sr2-fckÔti,wait-gate-clockásr2_fck‹"ôæclock-usim-gate-fckÔti,composite-gate-clockáusim_gate_fck‹Yô æ‚gpt1_fckÔti,composite-clock‹`aæüwkup_32k_fckÔfixed-factor-clock‹Htæ_clock@c10 ti,clksel‡ Ôclock-wdt2-ickÔti,omap3-interface-clock áwdt2_ick‹bôæ­clock-wdt1-ickÔti,omap3-interface-clock áwdt1_ick‹bôæ®clock-gpio1-ickÔti,omap3-interface-clock ágpio1_ick‹bôæ¯clock-omap-32ksync-ickÔti,omap3-interface-clockáomap_32ksync_ick‹bôæ°clock-gpt12-ickÔti,omap3-interface-clock ágpt12_ick‹bôæ±clock-gpt1-ickÔti,omap3-interface-clock ágpt1_ick‹bôæ²clock-usim-ickÔti,omap3-interface-clock áusim_ick‹bô æ³per_96m_fckÔfixed-factor-clock‹2tæ per_48m_fckÔfixed-factor-clock‹9tæcclock@1000 ti,clksel‡Ôclock-uart3-fckÔti,wait-gate-clock áuart3_fck‹cô æ�clock-gpt2-gate-fckÔti,composite-gate-clockágpt2_gate_fck‹"ôæeclock-gpt3-gate-fckÔti,composite-gate-clockágpt3_gate_fck‹"ôægclock-gpt4-gate-fckÔti,composite-gate-clockágpt4_gate_fck‹"ôæiclock-gpt5-gate-fckÔti,composite-gate-clockágpt5_gate_fck‹"ôækclock-gpt6-gate-fckÔti,composite-gate-clockágpt6_gate_fck‹"ôæmclock-gpt7-gate-fckÔti,composite-gate-clockágpt7_gate_fck‹"ôæoclock-gpt8-gate-fckÔti,composite-gate-clockágpt8_gate_fck‹"ô æqclock-gpt9-gate-fckÔti,composite-gate-clockágpt9_gate_fck‹"ô æsclock-gpio6-dbckÔti,gate-clock ágpio6_dbck‹dôæ‘clock-gpio5-dbckÔti,gate-clock ágpio5_dbck‹dôæ’clock-gpio4-dbckÔti,gate-clock ágpio4_dbck‹dôæ“clock-gpio3-dbckÔti,gate-clock ágpio3_dbck‹dôæ”clock-gpio2-dbckÔti,gate-clock ágpio2_dbck‹dô æ•clock-wdt3-fckÔti,wait-gate-clock áwdt3_fck‹dô æ–clock-mcbsp2-gate-fckÔti,composite-gate-clockámcbsp2_gate_fck‹ôæclock-mcbsp3-gate-fckÔti,composite-gate-clockámcbsp3_gate_fck‹ôæclock-mcbsp4-gate-fckÔti,composite-gate-clockámcbsp4_gate_fck‹ôæclock-uart4-fckÔti,wait-gate-clock áuart4_fck‹côæªclock@1040 ti,clksel‡@Ôclock-gpt2-mux-fckÔti,composite-mux-clock ágpt2_mux_fck‹H"æfclock-gpt3-mux-fckÔti,composite-mux-clock ágpt3_mux_fck‹H"ôæhclock-gpt4-mux-fckÔti,composite-mux-clock ágpt4_mux_fck‹H"ôæjclock-gpt5-mux-fckÔti,composite-mux-clock ágpt5_mux_fck‹H"ôælclock-gpt6-mux-fckÔti,composite-mux-clock ágpt6_mux_fck‹H"ôænclock-gpt7-mux-fckÔti,composite-mux-clock ágpt7_mux_fck‹H"ôæpclock-gpt8-mux-fckÔti,composite-mux-clock ágpt8_mux_fck‹H"ôærclock-gpt9-mux-fckÔti,composite-mux-clock ágpt9_mux_fck‹H"ôætgpt2_fckÔti,composite-clock‹efæýgpt3_fckÔti,composite-clock‹ghgpt4_fckÔti,composite-clock‹ijgpt5_fckÔti,composite-clock‹klgpt6_fckÔti,composite-clock‹mngpt7_fckÔti,composite-clock‹opgpt8_fckÔti,composite-clock‹qrgpt9_fckÔti,composite-clock‹stper_32k_alwon_fckÔfixed-factor-clock‹Htædper_l4_ickÔfixed-factor-clock‹Itæuclock@1010 ti,clksel‡Ôclock-gpio6-ickÔti,omap3-interface-clock ágpio6_ick‹uôæ—clock-gpio5-ickÔti,omap3-interface-clock ágpio5_ick‹uôæ˜clock-gpio4-ickÔti,omap3-interface-clock ágpio4_ick‹uôæ™clock-gpio3-ickÔti,omap3-interface-clock ágpio3_ick‹uôæšclock-gpio2-ickÔti,omap3-interface-clock ágpio2_ick‹uô æ›clock-wdt3-ickÔti,omap3-interface-clock áwdt3_ick‹uô æœclock-uart3-ickÔti,omap3-interface-clock áuart3_ick‹uô æ�clock-uart4-ickÔti,omap3-interface-clock áuart4_ick‹uôæžclock-gpt9-ickÔti,omap3-interface-clock ágpt9_ick‹uô æŸclock-gpt8-ickÔti,omap3-interface-clock ágpt8_ick‹uô æ clock-gpt7-ickÔti,omap3-interface-clock ágpt7_ick‹uôæ¡clock-gpt6-ickÔti,omap3-interface-clock ágpt6_ick‹uôæ¢clock-gpt5-ickÔti,omap3-interface-clock ágpt5_ick‹uôæ£clock-gpt4-ickÔti,omap3-interface-clock ágpt4_ick‹uôæ¤clock-gpt3-ickÔti,omap3-interface-clock ágpt3_ick‹uôæ¥clock-gpt2-ickÔti,omap3-interface-clock ágpt2_ick‹uôæ¦clock-mcbsp2-ickÔti,omap3-interface-clock ámcbsp2_ick‹uôæ§clock-mcbsp3-ickÔti,omap3-interface-clock ámcbsp3_ick‹uôæ¨clock-mcbsp4-ickÔti,omap3-interface-clock ámcbsp4_ick‹uôæ©emu_src_ckÔti,clkdm-gate-clock‹væ*secure_32k_fckÔ fixed-clockB€æwgpt12_fckÔfixed-factor-clock‹wtæþwdt1_fckÔfixed-factor-clock‹wtsecurity_l4_ick2Ôfixed-factor-clock‹Itæxclock@a14 ti,clksel‡ Ôclock-aes1-ickÔti,omap3-interface-clock áaes1_ick‹xôæclock-rng-ickÔti,omap3-interface-clockárng_ick‹xôæ÷clock-sha11-ickÔti,omap3-interface-clock ásha11_ick‹xôclock-des1-ickÔti,omap3-interface-clock ádes1_ick‹xôclock-pka-ickÔti,omap3-interface-clockápka_ick‹yôclock@f00 ti,clksel‡Ôclock-cam-mclkÔti,gate-clock ácam_mclk‹zôºclock-csi2-96m-fckÔti,gate-clock ácsi2_96m_fck‹ôæÞcam_ick@f10Ô!ti,omap3-no-wait-interface-clock‹I‡ôæÝsecurity_l3_ickÔfixed-factor-clock‹Gtæyssi_l4_ickÔfixed-factor-clock‹Itæ]sr_l4_ickÔfixed-factor-clock‹Itdpll2_fck@40Ôti,divider-clock‹/ôR‡@]æ{dpll2_ck@4Ôti,omap3-dpll-clock‹"{‡$@4ï æ|dpll2_m2_ck@44Ôti,divider-clock‹|R‡D]æ}iva2_ck@0Ôti,wait-gate-clock‹}‡ôæßclock@a18 ti,clksel‡ Ôclock-mad2d-ickÔti,omap3-interface-clock ámad2d_ick‹Gôæâclock-usbtll-ickÔti,omap3-interface-clock áusbtll_ick‹\ôæÚssi_ssr_fck_3430es2Ôti,composite-clock‹~æ€ssi_sst_fck_3430es2Ôfixed-factor-clock‹€tæsys_d2_ckÔfixed-factor-clock‹"tæJomap_96m_d2_fckÔfixed-factor-clock‹YtæKomap_96m_d4_fckÔfixed-factor-clock‹YtæLomap_96m_d8_fckÔfixed-factor-clock‹YtæMomap_96m_d10_fckÔfixed-factor-clock‹Yt æNdpll5_m2_d4_ckÔfixed-factor-clock‹�tæOdpll5_m2_d8_ckÔfixed-factor-clock‹�tæPdpll5_m2_d16_ckÔfixed-factor-clock‹�tæQdpll5_m2_d20_ckÔfixed-factor-clock‹�tæRusim_fckÔti,composite-clock‹‚ƒdpll5_ck@d04Ôti,omap3-dpll-clock‹""‡  $ L 4ïæ„dpll5_m2_ck@d50Ôti,divider-clock‹„R‡ P]æ�sgx_gate_fck@b00Ôti,composite-gate-clock‹/ô‡ æŒcore_d3_ckÔfixed-factor-clock‹/tæ…core_d4_ckÔfixed-factor-clock‹/tæ†core_d6_ckÔfixed-factor-clock‹/tæ‡omap_192m_alwon_fckÔfixed-factor-clock‹&tæˆcore_d2_ckÔfixed-factor-clock‹/tæ‰sgx_mux_fck@b40Ôti,composite-mux-clock ‹…†‡3ˆ‰Š‹‡ @æ�sgx_fckÔti,composite-clock‹Œ�æ sgx_ick@b10Ôti,wait-gate-clock‹G‡ ôæãcpefuse_fck@a08Ôti,gate-clock‹"‡ ôæ×ts_fck@a08Ôti,gate-clock‹H‡ ôæØusbtll_fck@a08Ôti,wait-gate-clock‹�‡ ôæÙdss_ick_3430es2@e10Ôti,omap3-dss-interface-clock‹I‡ôæ¸usbhost_120m_fck@1400Ôti,gate-clock‹�‡ôæäusbhost_48m_fck@1400Ôti,dss-gate-clock‹9‡ôæåusbhost_ick@1410Ôti,omap3-dss-interface-clock‹I‡ôææclockdomainscore_l3_clkdmti,clockdomain‹Ž�dpll3_clkdmti,clockdomain‹dpll1_clkdmti,clockdomain‹per_clkdmti,clockdomainl‹�‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomain‹*dpll4_clkdmti,clockdomain‹ wkup_clkdmti,clockdomain$‹«¬­®¯°±²³dss_clkdmti,clockdomain‹´µ¶·¸core_l4_clkdmti,clockdomain”‹¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜcam_clkdmti,clockdomain‹ÝÞiva2_clkdmti,clockdomain‹ßdpll2_clkdmti,clockdomain‹|d2d_clkdmti,clockdomain ‹àáâdpll5_clkdmti,clockdomain‹„sgx_clkdmti,clockdomain‹ãusbhost_clkdmti,clockdomain ‹äåætarget-module@48320000ti,sysc-omap2ti,sysc‡H2H2 revsysc‹_°’fckick+ H2counter@0ti,omap-counter32k‡ interrupt-controller@48200000ti,omap3-intc*‡H ætarget-module@48056000ti,sysc-omap2ti,sysc‡H`H`,H`(revsyscsyss #  &‹[’ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma‡î +6 C`ægpio@48310000ti,omap3-gpio‡H1îùgpio1Pbr*gpio@49050000ti,omap3-gpio‡Iîùgpio2br*gpio@49052000ti,omap3-gpio‡I îùgpio3br*gpio@49054000ti,omap3-gpio‡I@î ùgpio4br*ægpio@49056000ti,omap3-gpio‡I`î!ùgpio5br*ægpio@49058000ti,omap3-gpio‡I€î"ùgpio6br*æõserial@4806a000ti,omap3-uart‡H  ~H3128txrxùuart1BÜl’default çserial@4806c000ti,omap3-uart‡HÀ~I3348txrxùuart2BÜl’default èserial@49020000ti,omap3-uart‡I~J3568txrxùuart3BÜl’default éi2c@48070000 ti,omap3-i2c‡H€î8+ùi2c1B'¬@twl@48‡Hî  ti,twl4030*rtcti,twl4030-rtcî bciti,twl4030-bciî ªê¸ë Ävacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1¤ 'À¼ æregulator-vdacti,twl4030-vdac¤w@¼w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1¤:�¼0°æïregulator-vmmc2ti,twl4030-vmmc2¤:�¼0°regulator-vusb1v5ti,twl4030-vusb1v5æìregulator-vusb1v8ti,twl4030-vusb1v8æíregulator-vusb3v1ti,twl4030-vusb3v1æêregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2¤w@¼w@regulator-vsimti,twl4030-vsim¤w@¼-ÆÀæðgpioti,twl4030-gpiobr*Õtwl4030-usbti,twl4030-usbî áìïíýê æpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonîkeypadti,twl4030-keypadî*:madcti,twl4030-madcîMæëi2c@48072000 ti,omap3-i2c‡H €î9+ùi2c2B€i2c@48060000 ti,omap3-i2c‡H€î=+ùi2c3B€tvp5146@5c ti,tvp5146m2‡\mailbox@48094000ti,omap3-mailboxùmailbox‡H @î_k}mbox-dsp � šspi@48098000ti,omap2-mcspi‡H €îA+ùmcspi1¥@3#$%&'()* 8tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi‡H  îB+ùmcspi2¥ 3+,-.8tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi‡H €î[+ùmcspi3¥ 38tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi‡H  î0+ùmcspi4¥3FG8tx0rx01w@480b2000 ti,omap3-1w‡H î:ùhdq1wmmc@4809c000ti,omap3-hsmmc‡H ÀîSùmmc1³3=>8txrxÀîÍïÙðæ’default ñmmc@480b4000ti,omap3-hsmmc‡H @îVùmmc23/08txrxmmc@480ad000ti,omap3-hsmmc‡H Ðî^ùmmc33MN8txrxÍòðæþ’default óô+wlcore@2 ti,wl1271‡ õ€mmu@480bd400%ti,omap2-iommu‡H Ô€îùmmu_isp2æmmu@5d000000%ti,omap2-iommu‡]€îùmmu_iva Bdisabledwdt@48314000 ti,omap3-wdt‡H1@€ ùwd_timer2mcbsp@48074000ti,omap3-mcbsp‡H@ÿmpu î;< IcommontxrxY€ùmcbsp13 8txrx‹ö’fck Bdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc‡H <H @H Drevsyscsyss &‹÷’ick+ H rng@0 ti,omap2-rng‡ î4mcbsp@49022000ti,omap3-mcbsp‡I ÿI€ÿ mpusidetoneî>?IcommontxrxsidetoneYùmcbsp2mcbsp2_sidetone3!"8txrx‹ø§’fckick Bdisabledmcbsp@49024000ti,omap3-mcbsp‡I@ÿI ÿ mpusidetoneîYZIcommontxrxsidetoneY€ùmcbsp3mcbsp3_sidetone38txrx‹ù¨’fckick Bdisabledmcbsp@49026000ti,omap3-mcbsp‡I`ÿmpu î67 IcommontxrxY€ùmcbsp438txrx‹ú’fckh Bdisabledmcbsp@48096000ti,omap3-mcbsp‡H `ÿmpu îQR IcommontxrxY€ùmcbsp538txrx‹û’fck Bdisabledsham@480c3000ti,omap3-shamùsham‡H 0dî13E8rxtarget-module@48318000ti,sysc-omap2-timerti,sysc‡H1€H1€H1€revsyscsyss ' &‹ü²’fckick+ H1€y�timer@0ti,omap3430-timer‡€‹ü’fckî%˜§ü·Htarget-module@49032000ti,sysc-omap2-timerti,sysc‡I I I revsyscsyss ' &‹ý¦’fckick+ I timer@0ti,omap3430-timer‡î&timer@49034000ti,omap3430-timer‡I@î'ùtimer3timer@49036000ti,omap3430-timer‡I`î(ùtimer4timer@49038000ti,omap3430-timer‡I€î)ùtimer5Îtimer@4903a000ti,omap3430-timer‡I î*ùtimer6Îtimer@4903c000ti,omap3430-timer‡IÀî+ùtimer7Îtimer@4903e000ti,omap3430-timer‡Iàî,ùtimer8ÛÎtimer@49040000ti,omap3430-timer‡Iî-ùtimer9Ûtimer@48086000ti,omap3430-timer‡H`î.ùtimer10Ûtimer@48088000ti,omap3430-timer‡H€î/ùtimer11Ûtarget-module@48304000ti,sysc-omap2-timerti,sysc‡H0@H0@H0@revsyscsyss ' &‹þ±’fckick+ H0@timer@0ti,omap3430-timer‡î_˜èusbhstll@48062000 ti,usbhs-tll‡H îN ùusb_tll_hsusbhshost@48064000ti,usbhs-host‡H@ ùusb_host_hs+ohci@48064400ti,ohci-omap3‡HDîLøehci@48064800 ti,ehci-omap‡HHîMgpmc@6e000000ti,omap3430-gpmcùgpmc‡nÐî38rxtx+*br ,ethernet@gpmcsmsc,lan9221smsc,lan9115.9Ke�–Ÿ–±ÀÓ(æ-ôŒ-Œ ›1›BxQkK‚Kœ´Ëãõÿ  ‡ÿ îuart@3,0 ns16550a ‡.6 îB @ÂN9`Ke�›Ÿ›±À(Ó(æ-ô‘-‘ ›1›B‘Qk‚œ´Ë-ã‘uart@3,1 ns16550a ‡.6 îB @Âuart@3,2 ns16550a ‡.6 îB @Âuart@3,3 ns16550a ‡.6 îB @Âusb_otg_hs@480ab000ti,omap3-musb‡H °î\]Imcdma ùusb_otg_hsny� Š™¡2dss@48050000 ti,omap3-dss‡H Bdisabled ùdss_core‹·’fck+dispc@48050400ti,omap3-dispc‡Hî ùdss_dispc‹·’fckencoder@4804fc00 ti,omap3-dsi‡HüHþ@Hÿ protophypllî Bdisabled ùdss_dsi1‹·¶ ’fcksys_clk+encoder@48050800ti,omap3-rfbi‡H Bdisabled ùdss_rfbi‹·¸’fckickencoder@48050c00ti,omap3-venc‡H  Bdisabled ùdss_venc‹´µ’fcktv_dac_clkssi-controller@48058000 ti,omap3-ssiùssiBokay‡H€H�sysgddîGIgdd_mpu+ ‹€ ’ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port‡H H¨txrxîCDssi-port@4805b000ti,omap3-ssi-port‡H°H¸txrxîEFserial@49042000ti,omap3-uart‡I îP3QR8txrxùuart4BÜl Bdisabledregulator-abb-mpu ti,abb-v1 •abb_mpu_iva+‡H0rðH0hbase-addressint-address§‹"ÀÑ`ásO€7Èûæpinmux@480025a0 ti,omap3-padconfpinctrl-single‡H% \+ *?]ÿpinmux_mmc3_2_pins(z8DFHBæôisp@480bc000 ti,omap3-isp‡H ÀüH ØîíŽðôÔports+bandgap@48002524‡H%$ti,omap36xx-bandgap æ target-module@480cb000ti,sysc-omap3630-srti,syscùsmartreflex_core‡H °8sysc  ‹’fck+ H °smartreflex@0ti,omap3-smartreflex-core‡îtarget-module@480c9000ti,sysc-omap3630-srti,syscùsmartreflex_mpu_iva‡H �8sysc  ‹’fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva‡îtarget-module@50000000ti,sysc-omap4ti,sysc‡PþPþ revsysc  ‹ ã’fckick+ Popp-tableoperating-points-v2-ti-cpuŽæopp50-300000000 ᣠssssss +ÿÿÿÿ <opp100-600000000 #ÃF O€O€O€O€O€O€ +ÿÿÿÿopp130-800000000 /¯ 7È7È7È7È7È7È +ÿÿÿÿopp1g-1000000000 ;šÊ ûûûûûû +ÿÿÿÿopp_supplyti,omap-opp-supply Hûthermal-zonescpu-thermal cú yè ‡N  ” tripscpu_alert ¤8€ °Ð‚passiveæ cpu_crit ¤_� °Ð ‚criticalcooling-mapsmap0 »  À ÿÿÿÿÿÿÿÿregulator-vddvarioregulator-fixed •vddvario Ïæÿregulator-vdd33aregulator-fixed•vdd33a Ïæmemory@80000000{memory‡€ wl12xx_vmmc’default  regulator-fixed•vwl1271¤w@¼w@ ã èp ùæò compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequency#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressreg-shiftcurrent-speedgpmc,mux-add-datagpmc,wait-pinmultipointnum-epsram-bitsinterface-typeusb-phypowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-deviceregulator-always-ongpiostartup-delay-usenable-active-high