Ð þí8ˆ( €PRcompulab,omap3-sbc-t3730compulab,omap3-cm-t3730ti,omap3630ti,omap36xxti,omap3 +!7CompuLab SBC-T3730 with CM-T3730chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000{/dvi-connector„/svideo-connectorcpus+cpu@0arm,cortex-a8�cpu™�¤cpu°“à¾ÒÝìøpmu@54000000arm,cortex-a8-pmu™T€ debugsssocti,omap-inframpu ti,omap3-mpu mpuiva ti,iva2.2 ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus™h + l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus™ +  pinmux@30 ti,omap3-padconfpinctrl-single™08++<QoÿŒdefaultšpinmux_uart3_pins¤npøèpinmux_mmc1_pins0¤øöpinmux_green_led_pins¤²øpinmux_dss_dpi_pins_common°¤¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚøpinmux_dss_dpi_pins_cm_t35x0¤¬®°²´¶pinmux_ads7846_pins¤Šøòpinmux_mcspi1_pins ¤˜šœžøñpinmux_i2c1_pins¤ŠŒøépinmux_mcbsp2_pins ¤ øÿpinmux_smsc1_pins¤ˆjø pinmux_hsusb0_pins`¤rtvxz|~€‚„†ˆøpinmux_twl4030_pins¤°Aøêpinmux_mmc2_pins0¤(*,.02øøpinmux_wl12xx_gpio¤²4ø%pinmux_smsc2_pins¤†¢ø pinmux_tfp410_pins¤„ø'pinmux_i2c3_pins¤’”øðpinmux_sb_t35_audio_amp¤˜ø+pinmux_sb_t35_usb_hub_pins¤øscm_conf@270sysconsimple-bus™p0+ p0øpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap™°¸pbias_mmc_omap2430¿pbias_mmc_omap2430Îw@æ-ÆÀøõclocks+clock@68 ti,clksel™hþclock-mcbsp5-mux-fckþti,composite-mux-clock mcbsp5_mux_fck� ø clock-mcbsp3-mux-fckþti,composite-mux-clock mcbsp3_mux_fck� øclock-mcbsp4-mux-fckþti,composite-mux-clock mcbsp4_mux_fck� ømcbsp5_fckþti,composite-clock� øclock@4 ti,clksel™þclock-mcbsp1-mux-fckþti,composite-mux-clock mcbsp1_mux_fck� øclock-mcbsp2-mux-fckþti,composite-mux-clock mcbsp2_mux_fck� ømcbsp1_fckþti,composite-clock� øümcbsp2_fckþti,composite-clock�øþmcbsp3_fckþti,composite-clock�ømcbsp4_fckþti,composite-clock�øclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single™ \++<Qoÿpinmux_twl4030_vpins ¤øëpinmux_dss_dpi_pins_cm_t37300¤ øtarget-module@480a6000ti,sysc-omap2ti,sysc™H `DH `HH `L+revsyscsyss5 BP�¤ick+ H ` aes1@0 ti,omap3-aes™P]  btxrxtarget-module@480c5000ti,sysc-omap2ti,sysc™H PDH PHH PL+revsyscsyss5 BP�¤ick+ H P aes2@0 ti,omap3-aes™P]ABbtxrxprm@48306000 ti,omap3-prm™H0`@ clocks+virt_16_8m_ckþ fixed-clocklYøosc_sys_ck@d40þ ti,mux-clock�™ @øsys_ck@1270þti,divider-clock�|™p‡ø#sys_clkout1@d70þti,gate-clock�™ pdpll3_x2_ckþfixed-factor-clock�ž©dpll3_m2x2_ckþfixed-factor-clock� ž©ø"dpll4_x2_ckþfixed-factor-clock�!ž©corex2_fckþfixed-factor-clock�"ž©ø$wkup_l4_ickþfixed-factor-clock�#ž©øccorex2_d3_fckþfixed-factor-clock�$ž©ø‹corex2_d5_fckþfixed-factor-clock�$ž©øŒclockdomainscm@48004000 ti,omap3-cm™H@@clocks+dummy_apb_pclkþ fixed-clocklomap_32k_fckþ fixed-clockl€øIvirt_12m_ckþ fixed-clockl·øvirt_13m_ckþ fixed-clocklÆ]@øvirt_19200000_ckþ fixed-clockl$øøvirt_26000000_ckþ fixed-clocklŒº€øvirt_38_4m_ckþ fixed-clocklIðødpll4_ck@d00þti,omap3-dpll-per-j-type-clock�##™ D 0ø!dpll4_m2_ck@d48þti,divider-clock�!|?™ H‡ø%dpll4_m2x2_mul_ckþfixed-factor-clock�%ž©ø&dpll4_m2x2_ck@d00þti,hsdiv-gate-clock�&™ ³ø'omap_96m_alwon_fckþfixed-factor-clock�'ž©ø3dpll3_ck@d00þti,omap3-dpll-core-clock�##™ @ 0øclock@1140 ti,clksel™@þclock-dpll3-m3þti,divider-clock  dpll3_m3_ck�|‡ø-clock-dpll4-m6þti,divider-clock  dpll4_m6_ck�!|?‡ø?clock-emu-src-muxþ ti,mux-clock emu_src_mux_ck�#()*øwclock-pclk-fckþti,divider-clock  pclk_fck�+|‡clock-pclkx2-fckþti,divider-clock  pclkx2_fck�+|‡clock-atclk-fckþti,divider-clock  atclk_fck�+|‡clock-traceclk-src-fckþ ti,mux-clock traceclk_src_fck�#()*ø,clock-traceclk-fckþti,divider-clock  traceclk_fck�, |‡dpll3_m3x2_mul_ckþfixed-factor-clock�-ž©ø.dpll3_m3x2_ck@d00þti,hsdiv-gate-clock�. ™ ³ø/emu_core_alwon_ckþfixed-factor-clock�/ž©ø(sys_altclkþ fixed-clocklø6mcbsp_clksþ fixed-clocklø core_ckþfixed-factor-clock� ž©ø0dpll1_fck@940þti,divider-clock�0|™ @‡ø1dpll1_ck@904þti,omap3-dpll-clock�#1™  $ @ 4ødpll1_x2_ckþfixed-factor-clock�ž©ø2dpll1_x2m2_ck@944þti,divider-clock�2|™ D‡øFcm_96m_fckþfixed-factor-clock�3ž©ø4clock@d40 ti,clksel™ @þclock-dpll3-m2þti,divider-clock  dpll3_m2_ck�|‡ø clock-omap-96m-fckþ ti,mux-clock  omap_96m_fck�4#øZclock-omap-54m-fckþ ti,mux-clock  omap_54m_fck�56øBclock-omap-48m-fckþ ti,mux-clock  omap_48m_fck�76ø:clock@e40 ti,clksel™@þclock-dpll4-m3þti,divider-clock  dpll4_m3_ck�!| ‡ø8clock-dpll4-m4þti,divider-clock  dpll4_m4_ck�!|‡ø;dpll4_m3x2_mul_ckþfixed-factor-clock�8ž©ø9dpll4_m3x2_ck@d00þti,hsdiv-gate-clock�9™ ³ø5cm_96m_d2_fckþfixed-factor-clock�4ž©ø7omap_12m_fckþfixed-factor-clock�:ž©ø[dpll4_m4x2_mul_ckþti,fixed-factor-clock�;É×äø<dpll4_m4x2_ck@d00þti,gate-clock�<™ ³äø_dpll4_m5_ck@f40þti,divider-clock�!|?™@‡ø=dpll4_m5x2_mul_ckþti,fixed-factor-clock�=É×äø>dpll4_m5x2_ck@d00þti,hsdiv-gate-clock�>™ ³äø{dpll4_m6x2_mul_ckþfixed-factor-clock�?ž©ø@dpll4_m6x2_ck@d00þti,hsdiv-gate-clock�@™ ³øAemu_per_alwon_ckþfixed-factor-clock�Až©ø)clock@d70 ti,clksel™ pþclock-clkout2-src-gateþ ti,composite-no-wait-gate-clock clkout2_src_gate_ck�0øDclock-clkout2-src-muxþti,composite-mux-clock clkout2_src_mux_ck�0#4BøEclock-sys-clkout2þti,divider-clock  sys_clkout2�C|@÷clkout2_src_ckþti,composite-clock�DEøCmpu_ckþfixed-factor-clock�Fž©øGarm_fck@924þti,divider-clock�G™ $|emu_mpu_alwon_ckþfixed-factor-clock�Gž©ø*clock@a40 ti,clksel™ @þclock-l3-ickþti,divider-clock l3_ick�0|‡øHclock-l4-ickþti,divider-clock l4_ick�H|‡øJclock-gpt10-mux-fckþti,composite-mux-clock gpt10_mux_fck�I#øWclock-gpt11-mux-fckþti,composite-mux-clock gpt11_mux_fck�I#øYclock-ssi-ssr-div-fck-3430es2þti,composite-divider-clock ssi_ssr_div_fck_3430es2�$$ ø€clock@c40 ti,clksel™ @þclock-rm-ickþti,divider-clock rm_ick�J|‡clock-gpt1-mux-fckþti,composite-mux-clock  gpt1_mux_fck�I#øbclock-usim-mux-fckþti,composite-mux-clock  usim_mux_fck(�#KLMNOPQRS‡ø„clock@a00 ti,clksel™ þclock-gpt10-gate-fckþti,composite-gate-clock gpt10_gate_fck�# øVclock-gpt11-gate-fckþti,composite-gate-clock gpt11_gate_fck�# øXclock-mmchs2-fckþti,wait-gate-clock  mmchs2_fck�øºclock-mmchs1-fckþti,wait-gate-clock  mmchs1_fck�ø»clock-i2c3-fckþti,wait-gate-clock  i2c3_fck�ø¼clock-i2c2-fckþti,wait-gate-clock  i2c2_fck�ø½clock-i2c1-fckþti,wait-gate-clock  i2c1_fck�ø¾clock-mcbsp5-gate-fckþti,composite-gate-clock mcbsp5_gate_fck�  ø clock-mcbsp1-gate-fckþti,composite-gate-clock mcbsp1_gate_fck�  ø clock-mcspi4-fckþti,wait-gate-clock  mcspi4_fck�Tø¿clock-mcspi3-fckþti,wait-gate-clock  mcspi3_fck�TøÀclock-mcspi2-fckþti,wait-gate-clock  mcspi2_fck�TøÁclock-mcspi1-fckþti,wait-gate-clock  mcspi1_fck�TøÂclock-uart2-fckþti,wait-gate-clock  uart2_fck�TøÃclock-uart1-fckþti,wait-gate-clock  uart1_fck�T øÄclock-hdq-fckþti,wait-gate-clock hdq_fck�UøÅclock-modem-fckþti,omap3-interface-clock  modem_fck�#øáclock-mspro-fckþti,wait-gate-clock  mspro_fck�clock-ssi-ssr-gate-fck-3430es2þ ti,composite-no-wait-gate-clock ssi_ssr_gate_fck_3430es2�$øclock-mmchs3-fckþti,wait-gate-clock  mmchs3_fck�øÝgpt10_fckþti,composite-clock�VWgpt11_fckþti,composite-clock�XYcore_96m_fckþfixed-factor-clock�Zž©øcore_48m_fckþfixed-factor-clock�:ž©øTcore_12m_fckþfixed-factor-clock�[ž©øUcore_l3_ickþfixed-factor-clock�Hž©ø\clock@a10 ti,clksel™ þclock-sdrc-ickþti,wait-gate-clock  sdrc_ick�\ø�clock-mmchs2-ickþti,omap3-interface-clock  mmchs2_ick�]øÆclock-mmchs1-ickþti,omap3-interface-clock  mmchs1_ick�]øÇclock-hdq-ickþti,omap3-interface-clock hdq_ick�]øÈclock-mcspi4-ickþti,omap3-interface-clock  mcspi4_ick�]øÉclock-mcspi3-ickþti,omap3-interface-clock  mcspi3_ick�]øÊclock-mcspi2-ickþti,omap3-interface-clock  mcspi2_ick�]øËclock-mcspi1-ickþti,omap3-interface-clock  mcspi1_ick�]øÌclock-i2c3-ickþti,omap3-interface-clock  i2c3_ick�]øÍclock-i2c2-ickþti,omap3-interface-clock  i2c2_ick�]øÎclock-i2c1-ickþti,omap3-interface-clock  i2c1_ick�]øÏclock-uart2-ickþti,omap3-interface-clock  uart2_ick�]øÐclock-uart1-ickþti,omap3-interface-clock  uart1_ick�] øÑclock-gpt11-ickþti,omap3-interface-clock  gpt11_ick�] øÒclock-gpt10-ickþti,omap3-interface-clock  gpt10_ick�] øÓclock-mcbsp5-ickþti,omap3-interface-clock  mcbsp5_ick�] øÔclock-mcbsp1-ickþti,omap3-interface-clock  mcbsp1_ick�] øÕclock-omapctrl-ickþti,omap3-interface-clock  omapctrl_ick�]øÖclock-aes2-ickþti,omap3-interface-clock  aes2_ick�]øclock-sha12-ickþti,omap3-interface-clock  sha12_ick�]ø×clock-icr-ickþti,omap3-interface-clock icr_ick�]clock-des2-ickþti,omap3-interface-clock  des2_ick�]clock-mspro-ickþti,omap3-interface-clock  mspro_ick�]clock-mailboxes-ickþti,omap3-interface-clock mailboxes_ick�]clock-sad2d-ickþti,omap3-interface-clock  sad2d_ick�Høâclock-hsotgusb-ick-3430es2þ"ti,omap3-hsotgusb-interface-clock hsotgusb_ick_3430es2�\ø�clock-ssi-ick-3430es2þti,omap3-ssi-interface-clock ssi_ick_3430es2�^øclock-mmchs3-ickþti,omap3-interface-clock  mmchs3_ick�]øÜgpmc_fckþfixed-factor-clock�\ž©core_l4_ickþfixed-factor-clock�Jž©ø]clock@e00 ti,clksel™þclock-dss-tv-fckþti,gate-clock  dss_tv_fck�Bøµclock-dss-96m-fckþti,gate-clock  dss_96m_fck�Zø¶clock-dss2-alwon-fckþti,gate-clock dss2_alwon_fck�#ø·clock-dss1-alwon-fck-3430es2þti,dss-gate-clock dss1_alwon_fck_3430es2�_äø¸dummy_ckþ fixed-clocklclock@c00 ti,clksel™ þclock-gpt1-gate-fckþti,composite-gate-clock gpt1_gate_fck�#øaclock-gpio1-dbckþti,gate-clock  gpio1_dbck�`ø¬clock-wdt2-fckþti,wait-gate-clock  wdt2_fck�`ø­clock-sr1-fckþti,wait-gate-clock sr1_fck�#øclock-sr2-fckþti,wait-gate-clock sr2_fck�#øclock-usim-gate-fckþti,composite-gate-clock usim_gate_fck�Z øƒgpt1_fckþti,composite-clock�abøwkup_32k_fckþfixed-factor-clock�Iž©ø`clock@c10 ti,clksel™ þclock-wdt2-ickþti,omap3-interface-clock  wdt2_ick�cø®clock-wdt1-ickþti,omap3-interface-clock  wdt1_ick�cø¯clock-gpio1-ickþti,omap3-interface-clock  gpio1_ick�cø°clock-omap-32ksync-ickþti,omap3-interface-clock omap_32ksync_ick�cø±clock-gpt12-ickþti,omap3-interface-clock  gpt12_ick�cø²clock-gpt1-ickþti,omap3-interface-clock  gpt1_ick�cø³clock-usim-ickþti,omap3-interface-clock  usim_ick�c ø´per_96m_fckþfixed-factor-clock�3ž©ø per_48m_fckþfixed-factor-clock�:ž©ødclock@1000 ti,clksel™þclock-uart3-fckþti,wait-gate-clock  uart3_fck�d ø‘clock-gpt2-gate-fckþti,composite-gate-clock gpt2_gate_fck�#øfclock-gpt3-gate-fckþti,composite-gate-clock gpt3_gate_fck�#øhclock-gpt4-gate-fckþti,composite-gate-clock gpt4_gate_fck�#øjclock-gpt5-gate-fckþti,composite-gate-clock gpt5_gate_fck�#ølclock-gpt6-gate-fckþti,composite-gate-clock gpt6_gate_fck�#ønclock-gpt7-gate-fckþti,composite-gate-clock gpt7_gate_fck�#øpclock-gpt8-gate-fckþti,composite-gate-clock gpt8_gate_fck�# ørclock-gpt9-gate-fckþti,composite-gate-clock gpt9_gate_fck�# øtclock-gpio6-dbckþti,gate-clock  gpio6_dbck�eø’clock-gpio5-dbckþti,gate-clock  gpio5_dbck�eø“clock-gpio4-dbckþti,gate-clock  gpio4_dbck�eø”clock-gpio3-dbckþti,gate-clock  gpio3_dbck�eø•clock-gpio2-dbckþti,gate-clock  gpio2_dbck�e ø–clock-wdt3-fckþti,wait-gate-clock  wdt3_fck�e ø—clock-mcbsp2-gate-fckþti,composite-gate-clock mcbsp2_gate_fck� øclock-mcbsp3-gate-fckþti,composite-gate-clock mcbsp3_gate_fck� øclock-mcbsp4-gate-fckþti,composite-gate-clock mcbsp4_gate_fck� øclock-uart4-fckþti,wait-gate-clock  uart4_fck�dø«clock@1040 ti,clksel™@þclock-gpt2-mux-fckþti,composite-mux-clock  gpt2_mux_fck�I#øgclock-gpt3-mux-fckþti,composite-mux-clock  gpt3_mux_fck�I#øiclock-gpt4-mux-fckþti,composite-mux-clock  gpt4_mux_fck�I#økclock-gpt5-mux-fckþti,composite-mux-clock  gpt5_mux_fck�I#ømclock-gpt6-mux-fckþti,composite-mux-clock  gpt6_mux_fck�I#øoclock-gpt7-mux-fckþti,composite-mux-clock  gpt7_mux_fck�I#øqclock-gpt8-mux-fckþti,composite-mux-clock  gpt8_mux_fck�I#øsclock-gpt9-mux-fckþti,composite-mux-clock  gpt9_mux_fck�I#øugpt2_fckþti,composite-clock�fgøgpt3_fckþti,composite-clock�higpt4_fckþti,composite-clock�jkgpt5_fckþti,composite-clock�lmgpt6_fckþti,composite-clock�nogpt7_fckþti,composite-clock�pqgpt8_fckþti,composite-clock�rsgpt9_fckþti,composite-clock�tuper_32k_alwon_fckþfixed-factor-clock�Iž©øeper_l4_ickþfixed-factor-clock�Jž©øvclock@1010 ti,clksel™þclock-gpio6-ickþti,omap3-interface-clock  gpio6_ick�vø˜clock-gpio5-ickþti,omap3-interface-clock  gpio5_ick�vø™clock-gpio4-ickþti,omap3-interface-clock  gpio4_ick�vøšclock-gpio3-ickþti,omap3-interface-clock  gpio3_ick�vø›clock-gpio2-ickþti,omap3-interface-clock  gpio2_ick�v øœclock-wdt3-ickþti,omap3-interface-clock  wdt3_ick�v ø�clock-uart3-ickþti,omap3-interface-clock  uart3_ick�v øžclock-uart4-ickþti,omap3-interface-clock  uart4_ick�vøŸclock-gpt9-ickþti,omap3-interface-clock  gpt9_ick�v ø clock-gpt8-ickþti,omap3-interface-clock  gpt8_ick�v ø¡clock-gpt7-ickþti,omap3-interface-clock  gpt7_ick�vø¢clock-gpt6-ickþti,omap3-interface-clock  gpt6_ick�vø£clock-gpt5-ickþti,omap3-interface-clock  gpt5_ick�vø¤clock-gpt4-ickþti,omap3-interface-clock  gpt4_ick�vø¥clock-gpt3-ickþti,omap3-interface-clock  gpt3_ick�vø¦clock-gpt2-ickþti,omap3-interface-clock  gpt2_ick�vø§clock-mcbsp2-ickþti,omap3-interface-clock  mcbsp2_ick�vø¨clock-mcbsp3-ickþti,omap3-interface-clock  mcbsp3_ick�vø©clock-mcbsp4-ickþti,omap3-interface-clock  mcbsp4_ick�vøªemu_src_ckþti,clkdm-gate-clock�wø+secure_32k_fckþ fixed-clockl€øxgpt12_fckþfixed-factor-clock�xž©øwdt1_fckþfixed-factor-clock�xž©security_l4_ick2þfixed-factor-clock�Jž©øyclock@a14 ti,clksel™ þclock-aes1-ickþti,omap3-interface-clock  aes1_ick�yøclock-rng-ickþti,omap3-interface-clock rng_ick�yøýclock-sha11-ickþti,omap3-interface-clock  sha11_ick�yclock-des1-ickþti,omap3-interface-clock  des1_ick�yclock-pka-ickþti,omap3-interface-clock pka_ick�zclock@f00 ti,clksel™þclock-cam-mclkþti,gate-clock  cam_mclk�{äclock-csi2-96m-fckþti,gate-clock  csi2_96m_fck�øßcam_ick@f10þ!ti,omap3-no-wait-interface-clock�J™øÞsecurity_l3_ickþfixed-factor-clock�Hž©øzssi_l4_ickþfixed-factor-clock�Jž©ø^sr_l4_ickþfixed-factor-clock�Jž©dpll2_fck@40þti,divider-clock�0|™@‡ø|dpll2_ck@4þti,omap3-dpll-clock�#|™$@4+3ø}dpll2_m2_ck@44þti,divider-clock�}|™D‡ø~iva2_ck@0þti,wait-gate-clock�~™øàclock@a18 ti,clksel™ þclock-mad2d-ickþti,omap3-interface-clock  mad2d_ick�Høãclock-usbtll-ickþti,omap3-interface-clock  usbtll_ick�]øÛssi_ssr_fck_3430es2þti,composite-clock�€ø�ssi_sst_fck_3430es2þfixed-factor-clock��ž©øsys_d2_ckþfixed-factor-clock�#ž©øKomap_96m_d2_fckþfixed-factor-clock�Zž©øLomap_96m_d4_fckþfixed-factor-clock�Zž©øMomap_96m_d8_fckþfixed-factor-clock�Zž©øNomap_96m_d10_fckþfixed-factor-clock�Zž© øOdpll5_m2_d4_ckþfixed-factor-clock�‚ž©øPdpll5_m2_d8_ckþfixed-factor-clock�‚ž©øQdpll5_m2_d16_ckþfixed-factor-clock�‚ž©øRdpll5_m2_d20_ckþfixed-factor-clock�‚ž©øSusim_fckþti,composite-clock�ƒ„dpll5_ck@d04þti,omap3-dpll-clock�##™  $ L 4+ø…dpll5_m2_ck@d50þti,divider-clock�…|™ P‡ø‚sgx_gate_fck@b00þti,composite-gate-clock�0™ ø�core_d3_ckþfixed-factor-clock�0ž©ø†core_d4_ckþfixed-factor-clock�0ž©ø‡core_d6_ckþfixed-factor-clock�0ž©øˆomap_192m_alwon_fckþfixed-factor-clock�'ž©ø‰core_d2_ckþfixed-factor-clock�0ž©øŠsgx_mux_fck@b40þti,composite-mux-clock �†‡ˆ4‰Š‹Œ™ @øŽsgx_fckþti,composite-clock��Žøsgx_ick@b10þti,wait-gate-clock�H™ øäcpefuse_fck@a08þti,gate-clock�#™ øØts_fck@a08þti,gate-clock�I™ øÙusbtll_fck@a08þti,wait-gate-clock�‚™ øÚdss_ick_3430es2@e10þti,omap3-dss-interface-clock�J™ø¹usbhost_120m_fck@1400þti,gate-clock�‚™øåusbhost_48m_fck@1400þti,dss-gate-clock�:™øæusbhost_ick@1410þti,omap3-dss-interface-clock�J™øçclockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl�‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«emu_clkdmti,clockdomain�+dpll4_clkdmti,clockdomain�!wkup_clkdmti,clockdomain$�¬­®¯°±²³´dss_clkdmti,clockdomain�µ¶·¸¹core_l4_clkdmti,clockdomain”�º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝcam_clkdmti,clockdomain�Þßiva2_clkdmti,clockdomain�àdpll2_clkdmti,clockdomain�}d2d_clkdmti,clockdomain �áâãdpll5_clkdmti,clockdomain�…sgx_clkdmti,clockdomain�äusbhost_clkdmti,clockdomain �åæçtarget-module@48320000ti,sysc-omap2ti,sysc™H2H2 +revsyscB�`±¤fckick+ H2counter@0ti,omap-counter32k™ interrupt-controller@48200000ti,omap3-intc<+™H øtarget-module@48056000ti,sysc-omap2ti,sysc™H`H`,H`(+revsyscsyss5# G BP�\¤ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma™ U` m`øgpio@48310000ti,omap3-gpio™H1 gpio1zŒœ<+gpio@49050000ti,omap3-gpio™I gpio2Œœ<+øôgpio@49052000ti,omap3-gpio™I  gpio3Œœ<+øgpio@49054000ti,omap3-gpio™I@  gpio4Œœ<+gpio@49056000ti,omap3-gpio™I`! gpio5Œœ<+øûgpio@49058000ti,omap3-gpio™I€" gpio6Œœ<+ø serial@4806a000ti,omap3-uart™H  ¨H]12btxrx uart1lÜlserial@4806c000ti,omap3-uart™HÀ¨I]34btxrx uart2lÜlserial@49020000ti,omap3-uart™I¨J]56btxrx uart3lÜlŒdefaultšèi2c@48070000 ti,omap3-i2c™H€8+ i2c1Œdefaultšél€at24@50 atmel,24c02¼™Ptwl@48™H  ti,twl4030<+Œdefaultšêëaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci ÅìÓí ßvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2ø&regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1Î 'Àæ øregulator-vdacti,twl4030-vdacÎw@æw@øregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1Î:�æ0°ø÷regulator-vmmc2ti,twl4030-vmmc2Î:�æ0°regulator-vusb1v5ti,twl4030-vusb1v5øîregulator-vusb1v8ti,twl4030-vusb1v8øïregulator-vusb3v1ti,twl4030-vusb3v1øìregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2Îw@æw@regulator-vsimti,twl4030-vsimÎw@æ-ÆÀgpioti,twl4030-gpioŒœ<+ðüø!twl4030-usbti,twl4030-usb îï#ì1:øpwmti,twl4030-pwmEpwmledti,twl4030-pwmledEpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadP`$s0iglj. madcti,twl4030-madc€øíi2c@48072000 ti,omap3-i2c™H €9+ i2c2i2c@48060000 ti,omap3-i2c™H€=+ i2c3l€Œdefaultšðat24@50 atmel,24c02¼™Pmailbox@48094000ti,omap3-mailbox mailbox™H @’ž°mbox-dsp  Íspi@48098000ti,omap2-mcspi™H €A+ mcspi1Ø@]#$%&'()* btx0rx0tx1rx1tx2rx2tx3rx3Œdefaultšñads7846@0Œdefaultšò ti,ads7846æó™ñã` ô ôÿ"+ÿ4´DÿTd t„spi@4809a000ti,omap2-mcspi™H  B+ mcspi2Ø ]+,-.btx0rx0tx1rx1spi@480b8000ti,omap2-mcspi™H €[+ mcspi3Ø ]btx0rx0tx1rx1spi@480ba000ti,omap2-mcspi™H  0+ mcspi4Ø]FGbtx0rx01w@480b2000 ti,omap3-1w™H : hdq1wmmc@4809c000ti,omap3-hsmmc™H ÀS mmc1’]=>btxrxŸõŒdefaultšö¬¶÷mmc@480b4000ti,omap3-hsmmc™H @V mmc2]/0btxrxŒdefaultšø¶ùÂúϬÝ+wlcore@2 ti,wl1271™ ûðIðmmc@480ad000ti,omap3-hsmmc™H Ð^ mmc3]MNbtxrx disabledmmu@480bd400 ti,omap2-iommu™H Ô€ mmu_ispømmu@5d000000 ti,omap2-iommu™]€ mmu_iva disabledwdt@48314000 ti,omap3-wdt™H1@€  wd_timer2mcbsp@48074000ti,omap3-mcbsp™H@ÿ+mpu ;< (commontxrx8€ mcbsp1] btxrx�ü¤fck disabledtarget-module@480a0000ti,sysc-omap2ti,sysc™H <H @H D+revsyscsyss5BP�ý¤ick+ H rng@0 ti,omap2-rng™ 4mcbsp@49022000ti,omap3-mcbsp™I ÿI€ÿ +mpusidetone>?(commontxrxsidetone8 mcbsp2mcbsp2_sidetone]!"btxrx�þ¨¤fckickokayŒdefaultšÿø$mcbsp@49024000ti,omap3-mcbsp™I@ÿI ÿ +mpusidetoneYZ(commontxrxsidetone8€ mcbsp3mcbsp3_sidetone]btxrx�©¤fckick disabledmcbsp@49026000ti,omap3-mcbsp™I`ÿ+mpu 67 (commontxrx8€ mcbsp4]btxrx�¤fckG disabledmcbsp@48096000ti,omap3-mcbsp™H `ÿ+mpu QR (commontxrx8€ mcbsp5]btxrx�¤fck disabledsham@480c3000ti,omap3-sham sham™H 0d1]Ebrxtarget-module@48318000ti,sysc-omap2-timerti,sysc™H1€H1€H1€+revsyscsyss5' BP�³¤fckick+ H1€Xltimer@0ti,omap3430-timer™€�¤fck%w†–Itarget-module@49032000ti,sysc-omap2-timerti,sysc™I I I +revsyscsyss5' BP�§¤fckick+ I timer@0ti,omap3430-timer™&timer@49034000ti,omap3430-timer™I@' timer3timer@49036000ti,omap3430-timer™I`( timer4timer@49038000ti,omap3430-timer™I€) timer5­timer@4903a000ti,omap3430-timer™I * timer6­timer@4903c000ti,omap3430-timer™IÀ+ timer7­timer@4903e000ti,omap3430-timer™Ià, timer8º­timer@49040000ti,omap3430-timer™I- timer9ºtimer@48086000ti,omap3430-timer™H`. timer10ºtimer@48088000ti,omap3430-timer™H€/ timer11ºtarget-module@48304000ti,sysc-omap2-timerti,sysc™H0@H0@H0@+revsyscsyss5' BP�²¤fckick+ H0@timer@0ti,omap3430-timer™_wÇusbhstll@48062000 ti,usbhs-tll™H N  usb_tll_hsusbhshost@48064000ti,usbhs-host™H@  usb_host_hs+ ×ehci-phy âehci-phyohci@48064400ti,ohci-omap3™HDLíehci@48064800 ti,ehci-omap™HHMgpmc@6e000000ti,omap3430-gpmc gpmc™nÐ]brxtx +<+Œœ0,-ønand@0,0ti,omap2-nand ™ (7IswYgxyx‹šx­xÀÎZÝëZúH#<=xNx_ºqZ+partition@0‰xloader™partition@80000‰uboot™partition@260000‰uboot environment™&partition@2a0000‰linux™*@partition@6a0000‰rootfs™jˆethernet@gpmcsmsc,lan9221smsc,lan9115�7š´Yg–y–‹š­(Ý-ëŒÀ-ÎŒ=›N›xúÎK#Kåýq_   $  2 ?Œdefaultš    ™ÿethernet@4,0smsc,lan9221smsc,lan9115Œdefaultš   ™ÿ�7š´Yg–y–‹š­(Ý-ëŒÀ-ÎŒ=›N›xúÎK#Kåýq_   $  2 ?usb_otg_hs@480ab000ti,omap3-musb™H °\](mcdma  usb_otg_hs U ` h Œdefaultš q € ˆusb2-phy5 ’2dss@48050000 ti,omap3-dss™Hokay  dss_core�¸¤fck+Œdefaultšdispc@48050400ti,omap3-dispc™H  dss_dispc�¸¤fckencoder@4804fc00 ti,omap3-dsi™HüHþ@Hÿ +protophypll disabled  dss_dsi1�¸· ¤fcksys_clk+encoder@48050800ti,omap3-rfbi™H disabled  dss_rfbi�¸¹¤fckickencoder@48050c00ti,omap3-venc™H okay  dss_venc�µ¶¤fcktv_dac_clk ˜portendpoint ¤ ´ø#portendpoint ¤ Àø(ssi-controller@48058000 ti,omap3-ssi ssiokay™H€H�+sysgddG(gdd_mpu+ �� ¤ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port™H H¨+txrxCDssi-port@4805b000ti,omap3-ssi-port™H°H¸+txrxEFserial@49042000ti,omap3-uart™I P]QRbtxrx uart4lÜlregulator-abb-mpu ti,abb-v1 ¿abb_mpu_iva+™H0rðH0h+base-addressint-address Ë�# ä õ` sO€7Èûøpinmux@480025a0 ti,omap3-padconfpinctrl-single™H% \++<Qoÿisp@480bc000 ti,omap3-isp™H ÀüH Ø ¸ð þports+bandgap@48002524™H%$ti,omap36xx-bandgap $øtarget-module@480cb000ti,sysc-omap3630-srti,sysc smartreflex_core™H °8+sysc5 B�¤fck+ H °smartreflex@0ti,omap3-smartreflex-core™target-module@480c9000ti,sysc-omap3630-srti,sysc smartreflex_mpu_iva™H �8+sysc5 B�¤fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva™target-module@50000000ti,sysc-omap4ti,sysc™PþPþ +revsysc G B�ä¤fckick+ Popp-tableoperating-points-v2-ti-cpu¸øopp50-300000000 :ᣠAssssss Oÿÿÿÿ `opp100-600000000 :#ÃF AO€O€O€O€O€O€ Oÿÿÿÿopp130-800000000 :/¯ A7È7È7È7È7È7È Oÿÿÿÿopp1g-1000000000 :;šÊ Aûûûûûû Oÿÿÿÿopp_supplyti,omap-opp-supply lûthermal-zonescpu-thermal ‡ú �è «N  ¸tripscpu_alert È8€ ÔДpassiveøcpu_crit È_� ÔÐ ”criticalcooling-mapsmap0 ß äÿÿÿÿÿÿÿÿmemory@80000000�memory™€leds gpio-ledsŒdefaultšledb ‰cm-t3x:green ó  ùheartbeathsusb1_power_regregulator-fixed ¿hsusb1_vbusÎ2Z æ2Z  pø hsusb2_power_regregulator-fixed ¿hsusb2_vbusÎ2Z æ2Z  pø"hsusb1_phyusb-nop-xceivæ : !øhsusb2_phyusb-nop-xceivæ": !øads7846-regregulator-fixed ¿ads7846-regÎ2Z æ2Z øósvideo-connectorsvideo-connector‰tvportendpoint ¤#øsoundti,omap-twl4030 ,cm-t35 5$regulator-vddvarioregulator-fixed ¿vddvario >ø regulator-vdd33aregulator-fixed¿vdd33a >ø wl12xx_vmmc2regulator-fixed¿vw1271Œdefaultš%Îw@æw@    N  Røùwl12xx_vaux2regulator-fixed¿vwl1271_vaux2Îw@æw@ e&øúencoder ti,tfp410 pôŒdefaultš'ports+port@0™endpoint ¤(øport@1™endpoint ¤)ø*dvi-connectordvi-connector‰dviportendpoint ¤*ø)audio_ampregulator-fixed ¿audio_ampŒdefaultš+  ô > compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplyvqmmc-supplynon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highvin-supplypowerdown-gpios