Ð þí08ø( 8ÀEgumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap3430ti,omap3 +"7OMAP35xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpuƒŠcpu–“सÇpmu@54000000arm,cortex-a8-pmuT€ÏÚdebugsssocti,omap-inframpu ti,omap3-mpuÚmpuiva ti,iva2.2Úivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bushÏ +äÚl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ äHscm@2000ti,omap3-scmsimple-bus + ä pinmux@30 ti,omap3-padconfpinctrl-single08+ëú  >ÿ[defaultiÇæpinmux_uart2_pins s<>@BÇåpinmux_i2c1_pinssŠŒÇèpinmux_mmc1_pins0sÇópinmux_mmc2_pins0s(*,.02Çõpinmux_w3cbw003c_pinss„lÇpinmux_hsusb2_pins@s¤ ¦ ¨ ª ¬ ® Ž�Çpinmux_twl4030_pinss°AÇépinmux_i2c3_pinss’”Çïpinmux_uart3_pinssnpÇçscm_conf@270sysconsimple-busp0+ äp0Çpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap°‡pbias_mmc_omap2430Žpbias_mmc_omap2430�w@µ-ÆÀÇòclocks+clock@68 ti,clkselhÍclock-mcbsp5-mux-fckÍti,composite-mux-clockÚmcbsp5_mux_fckƒíÇ clock-mcbsp3-mux-fckÍti,composite-mux-clockÚmcbsp3_mux_fckƒÇclock-mcbsp4-mux-fckÍti,composite-mux-clockÚmcbsp4_mux_fckƒíÇmcbsp5_fckÍti,composite-clockƒ Çýclock@4 ti,clkselÍclock-mcbsp1-mux-fckÍti,composite-mux-clockÚmcbsp1_mux_fckƒíÇ clock-mcbsp2-mux-fckÍti,composite-mux-clockÚmcbsp2_mux_fckƒíÇmcbsp1_fckÍti,composite-clockƒ Çømcbsp2_fckÍti,composite-clockƒ Çúmcbsp3_fckÍti,composite-clockƒÇûmcbsp4_fckÍti,composite-clockƒÇüclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+ëú  >ÿpinmux_twl4030_vpins sÇêtarget-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lúrevsyscsyss ƒŠick+ äH ` aes1@0 ti,omap3-aesPÏ,  1txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLúrevsyscsyss ƒŠick+ äH P aes2@0 ti,omap3-aesPÏ,AB1txrxprm@48306000 ti,omap3-prmH0`@Ï clocks+virt_16_8m_ckÍ fixed-clock;YÇosc_sys_ck@d40Í ti,mux-clockƒ @Çsys_ck@1270Íti,divider-clockƒíKpVÇ!sys_clkout1@d70Íti,gate-clockƒ pídpll3_x2_ckÍfixed-factor-clockƒmxdpll3_m2x2_ckÍfixed-factor-clockƒmxÇ dpll4_x2_ckÍfixed-factor-clockƒmxcorex2_fckÍfixed-factor-clockƒ mxÇ"wkup_l4_ickÍfixed-factor-clockƒ!mxÇacorex2_d3_fckÍfixed-factor-clockƒ"mxljcorex2_d5_fckÍfixed-factor-clockƒ"mxÇŠclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclkÍ fixed-clock;omap_32k_fckÍ fixed-clock;€ÇGvirt_12m_ckÍ fixed-clock;·Çvirt_13m_ckÍ fixed-clock;Æ]@Çvirt_19200000_ckÍ fixed-clock;$øÇvirt_26000000_ckÍ fixed-clock;Œº€Çvirt_38_4m_ckÍ fixed-clock;IðÇdpll4_ck@d00Íti,omap3-dpll-per-clockƒ!! D 0Çdpll4_m2_ck@d48Íti,divider-clockƒK? HVÇ#dpll4_m2x2_mul_ckÍfixed-factor-clockƒ#mxÇ$dpll4_m2x2_ck@d00Íti,gate-clockƒ$í ‚Ç%omap_96m_alwon_fckÍfixed-factor-clockƒ%mxÇ1dpll3_ck@d00Íti,omap3-dpll-core-clockƒ!! @ 0Çclock@1140 ti,clksel@Íclock-dpll3-m3Íti,divider-clock Údpll3_m3_ckƒíKVÇ+clock-dpll4-m6Íti,divider-clock Údpll4_m6_ckƒíK?VÇ=clock-emu-src-muxÍ ti,mux-clockÚemu_src_mux_ckƒ!&'(Çuclock-pclk-fckÍti,divider-clock Úpclk_fckƒ)íKVclock-pclkx2-fckÍti,divider-clock Úpclkx2_fckƒ)íKVclock-atclk-fckÍti,divider-clock Úatclk_fckƒ)íKVclock-traceclk-src-fckÍ ti,mux-clockÚtraceclk_src_fckƒ!&'(íÇ*clock-traceclk-fckÍti,divider-clock Útraceclk_fckƒ*í KVdpll3_m3x2_mul_ckÍfixed-factor-clockƒ+mxÇ,dpll3_m3x2_ck@d00Íti,gate-clockƒ,í  ‚Ç-emu_core_alwon_ckÍfixed-factor-clockƒ-mxÇ&sys_altclkÍ fixed-clock;Ç4mcbsp_clksÍ fixed-clock;Çcore_ckÍfixed-factor-clockƒmxÇ.dpll1_fck@940Íti,divider-clockƒ.íK @VÇ/dpll1_ck@904Íti,omap3-dpll-clockƒ!/  $ @ 4Çdpll1_x2_ckÍfixed-factor-clockƒmxÇ0dpll1_x2m2_ck@944Íti,divider-clockƒ0K DVÇDcm_96m_fckÍfixed-factor-clockƒ1mxÇ2clock@d40 ti,clksel @Íclock-dpll3-m2Íti,divider-clock Údpll3_m2_ckƒíKVÇclock-omap-96m-fckÍ ti,mux-clock Úomap_96m_fckƒ2!íÇXclock-omap-54m-fckÍ ti,mux-clock Úomap_54m_fckƒ34íÇ@clock-omap-48m-fckÍ ti,mux-clock Úomap_48m_fckƒ54íÇ8clock@e40 ti,clksel@Íclock-dpll4-m3Íti,divider-clock Údpll4_m3_ckƒíK VÇ6clock-dpll4-m4Íti,divider-clock Údpll4_m4_ckƒKVÇ9dpll4_m3x2_mul_ckÍfixed-factor-clockƒ6mxÇ7dpll4_m3x2_ck@d00Íti,gate-clockƒ7í ‚Ç3cm_96m_d2_fckÍfixed-factor-clockƒ2mxÇ5omap_12m_fckÍfixed-factor-clockƒ8mxÇYdpll4_m4x2_mul_ckÍti,fixed-factor-clockƒ9˜¦³Ç:dpll4_m4x2_ck@d00Íti,gate-clockƒ:í ‚³Ç]dpll4_m5_ck@f40Íti,divider-clockƒK?@VÇ;dpll4_m5x2_mul_ckÍti,fixed-factor-clockƒ;˜¦³Ç<dpll4_m5x2_ck@d00Íti,gate-clockƒ<í ‚³Çydpll4_m6x2_mul_ckÍfixed-factor-clockƒ=mxÇ>dpll4_m6x2_ck@d00Íti,gate-clockƒ>í ‚Ç?emu_per_alwon_ckÍfixed-factor-clockƒ?mxÇ'clock@d70 ti,clksel pÍclock-clkout2-src-gateÍ ti,composite-no-wait-gate-clockÚclkout2_src_gate_ckƒ.íÇBclock-clkout2-src-muxÍti,composite-mux-clockÚclkout2_src_mux_ckƒ.!2@ÇCclock-sys-clkout2Íti,divider-clock Úsys_clkout2ƒAíK@Æclkout2_src_ckÍti,composite-clockƒBCÇAmpu_ckÍfixed-factor-clockƒDmxÇEarm_fck@924Íti,divider-clockƒE $Kemu_mpu_alwon_ckÍfixed-factor-clockƒEmxÇ(clock@a40 ti,clksel @Íclock-l3-ickÍti,divider-clockÚl3_ickƒ.KVÇFclock-l4-ickÍti,divider-clockÚl4_ickƒFíKVÇHclock-gpt10-mux-fckÍti,composite-mux-clockÚgpt10_mux_fckƒG!íÇUclock-gpt11-mux-fckÍti,composite-mux-clockÚgpt11_mux_fckƒG!íÇWclock-ssi-ssr-div-fck-3430es2Íti,composite-divider-clockÚssi_ssr_div_fck_3430es2ƒ"í$ÜÇ~clock@c40 ti,clksel @Íclock-rm-ickÍti,divider-clockÚrm_ickƒHíKVclock-gpt1-mux-fckÍti,composite-mux-clock Úgpt1_mux_fckƒG!Ç`clock-usim-mux-fckÍti,composite-mux-clock Úusim_mux_fck(ƒ!IJKLMNOPQíVÇ‚clock@a00 ti,clksel Íclock-gpt10-gate-fckÍti,composite-gate-clockÚgpt10_gate_fckƒ!í ÇTclock-gpt11-gate-fckÍti,composite-gate-clockÚgpt11_gate_fckƒ!í ÇVclock-mmchs2-fckÍti,wait-gate-clock Úmmchs2_fckƒíÇ·clock-mmchs1-fckÍti,wait-gate-clock Úmmchs1_fckƒíǸclock-i2c3-fckÍti,wait-gate-clock Úi2c3_fckƒíǹclock-i2c2-fckÍti,wait-gate-clock Úi2c2_fckƒíǺclock-i2c1-fckÍti,wait-gate-clock Úi2c1_fckƒíÇ»clock-mcbsp5-gate-fckÍti,composite-gate-clockÚmcbsp5_gate_fckƒí Ç clock-mcbsp1-gate-fckÍti,composite-gate-clockÚmcbsp1_gate_fckƒí Ç clock-mcspi4-fckÍti,wait-gate-clock Úmcspi4_fckƒRíǼclock-mcspi3-fckÍti,wait-gate-clock Úmcspi3_fckƒRíǽclock-mcspi2-fckÍti,wait-gate-clock Úmcspi2_fckƒRíǾclock-mcspi1-fckÍti,wait-gate-clock Úmcspi1_fckƒRíÇ¿clock-uart2-fckÍti,wait-gate-clock Úuart2_fckƒRíÇÀclock-uart1-fckÍti,wait-gate-clock Úuart1_fckƒRí ÇÁclock-hdq-fckÍti,wait-gate-clockÚhdq_fckƒSíÇÂclock-modem-fckÍti,omap3-interface-clock Úmodem_fckƒ!íÇÞclock-mspro-fckÍti,wait-gate-clock Úmspro_fckƒíclock-ssi-ssr-gate-fck-3430es2Í ti,composite-no-wait-gate-clockÚssi_ssr_gate_fck_3430es2ƒ"íÇ}clock-mmchs3-fckÍti,wait-gate-clock Úmmchs3_fckƒíÇÚgpt10_fckÍti,composite-clockƒTUgpt11_fckÍti,composite-clockƒVWcore_96m_fckÍfixed-factor-clockƒXmxÇcore_48m_fckÍfixed-factor-clockƒ8mxÇRcore_12m_fckÍfixed-factor-clockƒYmxÇScore_l3_ickÍfixed-factor-clockƒFmxÇZclock@a10 ti,clksel Íclock-sdrc-ickÍti,wait-gate-clock Úsdrc_ickƒZíÇ�clock-mmchs2-ickÍti,omap3-interface-clock Úmmchs2_ickƒ[íÇÃclock-mmchs1-ickÍti,omap3-interface-clock Úmmchs1_ickƒ[íÇÄclock-hdq-ickÍti,omap3-interface-clockÚhdq_ickƒ[íÇÅclock-mcspi4-ickÍti,omap3-interface-clock Úmcspi4_ickƒ[íÇÆclock-mcspi3-ickÍti,omap3-interface-clock Úmcspi3_ickƒ[íÇÇclock-mcspi2-ickÍti,omap3-interface-clock Úmcspi2_ickƒ[íÇÈclock-mcspi1-ickÍti,omap3-interface-clock Úmcspi1_ickƒ[íÇÉclock-i2c3-ickÍti,omap3-interface-clock Úi2c3_ickƒ[íÇÊclock-i2c2-ickÍti,omap3-interface-clock Úi2c2_ickƒ[íÇËclock-i2c1-ickÍti,omap3-interface-clock Úi2c1_ickƒ[íÇÌclock-uart2-ickÍti,omap3-interface-clock Úuart2_ickƒ[íÇÍclock-uart1-ickÍti,omap3-interface-clock Úuart1_ickƒ[í ÇÎclock-gpt11-ickÍti,omap3-interface-clock Úgpt11_ickƒ[í ÇÏclock-gpt10-ickÍti,omap3-interface-clock Úgpt10_ickƒ[í ÇÐclock-mcbsp5-ickÍti,omap3-interface-clock Úmcbsp5_ickƒ[í ÇÑclock-mcbsp1-ickÍti,omap3-interface-clock Úmcbsp1_ickƒ[í ÇÒclock-omapctrl-ickÍti,omap3-interface-clock Úomapctrl_ickƒ[íÇÓclock-aes2-ickÍti,omap3-interface-clock Úaes2_ickƒ[íÇclock-sha12-ickÍti,omap3-interface-clock Úsha12_ickƒ[íÇÔclock-icr-ickÍti,omap3-interface-clockÚicr_ickƒ[íclock-des2-ickÍti,omap3-interface-clock Údes2_ickƒ[íclock-mspro-ickÍti,omap3-interface-clock Úmspro_ickƒ[íclock-mailboxes-ickÍti,omap3-interface-clockÚmailboxes_ickƒ[íclock-sad2d-ickÍti,omap3-interface-clock Úsad2d_ickƒFíÇßclock-hsotgusb-ick-3430es2Í"ti,omap3-hsotgusb-interface-clockÚhsotgusb_ick_3430es2ƒZíÇŽclock-ssi-ick-3430es2Íti,omap3-ssi-interface-clockÚssi_ick_3430es2ƒ\íÇ clock-mmchs3-ickÍti,omap3-interface-clock Úmmchs3_ickƒ[íÇÙgpmc_fckÍfixed-factor-clockƒZmxcore_l4_ickÍfixed-factor-clockƒHmxÇ[clock@e00 ti,clkselÍclock-dss-tv-fckÍti,gate-clock Údss_tv_fckƒ@íDzclock-dss-96m-fckÍti,gate-clock Údss_96m_fckƒXídzclock-dss2-alwon-fckÍti,gate-clockÚdss2_alwon_fckƒ!íÇ´clock-dss1-alwon-fck-3430es2Íti,dss-gate-clockÚdss1_alwon_fck_3430es2ƒ]í³ǵdummy_ckÍ fixed-clock;clock@c00 ti,clksel Íclock-gpt1-gate-fckÍti,composite-gate-clockÚgpt1_gate_fckƒ!íÇ_clock-gpio1-dbckÍti,gate-clock Úgpio1_dbckƒ^íÇ©clock-wdt2-fckÍti,wait-gate-clock Úwdt2_fckƒ^íǪclock-sr1-fckÍti,wait-gate-clockÚsr1_fckƒ!íÇ clock-sr2-fckÍti,wait-gate-clockÚsr2_fckƒ!íÇ clock-usim-gate-fckÍti,composite-gate-clockÚusim_gate_fckƒXí Ç�gpt1_fckÍti,composite-clockƒ_`Çþwkup_32k_fckÍfixed-factor-clockƒGmxÇ^clock@c10 ti,clksel Íclock-wdt2-ickÍti,omap3-interface-clock Úwdt2_ickƒaíÇ«clock-wdt1-ickÍti,omap3-interface-clock Úwdt1_ickƒaíǬclock-gpio1-ickÍti,omap3-interface-clock Úgpio1_ickƒaíÇ­clock-omap-32ksync-ickÍti,omap3-interface-clockÚomap_32ksync_ickƒaíÇ®clock-gpt12-ickÍti,omap3-interface-clock Úgpt12_ickƒaíǯclock-gpt1-ickÍti,omap3-interface-clock Úgpt1_ickƒaíǰclock-usim-ickÍti,omap3-interface-clock Úusim_ickƒaí DZper_96m_fckÍfixed-factor-clockƒ1mxÇper_48m_fckÍfixed-factor-clockƒ8mxÇbclock@1000 ti,clkselÍclock-uart3-fckÍti,wait-gate-clock Úuart3_fckƒbí Ç�clock-gpt2-gate-fckÍti,composite-gate-clockÚgpt2_gate_fckƒ!íÇdclock-gpt3-gate-fckÍti,composite-gate-clockÚgpt3_gate_fckƒ!íÇfclock-gpt4-gate-fckÍti,composite-gate-clockÚgpt4_gate_fckƒ!íÇhclock-gpt5-gate-fckÍti,composite-gate-clockÚgpt5_gate_fckƒ!íÇjclock-gpt6-gate-fckÍti,composite-gate-clockÚgpt6_gate_fckƒ!íÇlclock-gpt7-gate-fckÍti,composite-gate-clockÚgpt7_gate_fckƒ!íÇnclock-gpt8-gate-fckÍti,composite-gate-clockÚgpt8_gate_fckƒ!í Çpclock-gpt9-gate-fckÍti,composite-gate-clockÚgpt9_gate_fckƒ!í Çrclock-gpio6-dbckÍti,gate-clock Úgpio6_dbckƒcíÇ�clock-gpio5-dbckÍti,gate-clock Úgpio5_dbckƒcíÇ‘clock-gpio4-dbckÍti,gate-clock Úgpio4_dbckƒcíÇ’clock-gpio3-dbckÍti,gate-clock Úgpio3_dbckƒcíÇ“clock-gpio2-dbckÍti,gate-clock Úgpio2_dbckƒcí Ç”clock-wdt3-fckÍti,wait-gate-clock Úwdt3_fckƒcí Ç•clock-mcbsp2-gate-fckÍti,composite-gate-clockÚmcbsp2_gate_fckƒíÇ clock-mcbsp3-gate-fckÍti,composite-gate-clockÚmcbsp3_gate_fckƒíÇclock-mcbsp4-gate-fckÍti,composite-gate-clockÚmcbsp4_gate_fckƒíÇclock@1040 ti,clksel@Íclock-gpt2-mux-fckÍti,composite-mux-clock Úgpt2_mux_fckƒG!Çeclock-gpt3-mux-fckÍti,composite-mux-clock Úgpt3_mux_fckƒG!íÇgclock-gpt4-mux-fckÍti,composite-mux-clock Úgpt4_mux_fckƒG!íÇiclock-gpt5-mux-fckÍti,composite-mux-clock Úgpt5_mux_fckƒG!íÇkclock-gpt6-mux-fckÍti,composite-mux-clock Úgpt6_mux_fckƒG!íÇmclock-gpt7-mux-fckÍti,composite-mux-clock Úgpt7_mux_fckƒG!íÇoclock-gpt8-mux-fckÍti,composite-mux-clock Úgpt8_mux_fckƒG!íÇqclock-gpt9-mux-fckÍti,composite-mux-clock Úgpt9_mux_fckƒG!íÇsgpt2_fckÍti,composite-clockƒdeÇÿgpt3_fckÍti,composite-clockƒfggpt4_fckÍti,composite-clockƒhigpt5_fckÍti,composite-clockƒjkgpt6_fckÍti,composite-clockƒlmgpt7_fckÍti,composite-clockƒnogpt8_fckÍti,composite-clockƒpqgpt9_fckÍti,composite-clockƒrsper_32k_alwon_fckÍfixed-factor-clockƒGmxÇcper_l4_ickÍfixed-factor-clockƒHmxÇtclock@1010 ti,clkselÍclock-gpio6-ickÍti,omap3-interface-clock Úgpio6_ickƒtíÇ–clock-gpio5-ickÍti,omap3-interface-clock Úgpio5_ickƒtíÇ—clock-gpio4-ickÍti,omap3-interface-clock Úgpio4_ickƒtíǘclock-gpio3-ickÍti,omap3-interface-clock Úgpio3_ickƒtíÇ™clock-gpio2-ickÍti,omap3-interface-clock Úgpio2_ickƒtí Çšclock-wdt3-ickÍti,omap3-interface-clock Úwdt3_ickƒtí Ç›clock-uart3-ickÍti,omap3-interface-clock Úuart3_ickƒtí Çœclock-uart4-ickÍti,omap3-interface-clock Úuart4_ickƒtíÇ�clock-gpt9-ickÍti,omap3-interface-clock Úgpt9_ickƒtí Çžclock-gpt8-ickÍti,omap3-interface-clock Úgpt8_ickƒtí ÇŸclock-gpt7-ickÍti,omap3-interface-clock Úgpt7_ickƒtíÇ clock-gpt6-ickÍti,omap3-interface-clock Úgpt6_ickƒtíÇ¡clock-gpt5-ickÍti,omap3-interface-clock Úgpt5_ickƒtíÇ¢clock-gpt4-ickÍti,omap3-interface-clock Úgpt4_ickƒtíÇ£clock-gpt3-ickÍti,omap3-interface-clock Úgpt3_ickƒtíǤclock-gpt2-ickÍti,omap3-interface-clock Úgpt2_ickƒtíÇ¥clock-mcbsp2-ickÍti,omap3-interface-clock Úmcbsp2_ickƒtíǦclock-mcbsp3-ickÍti,omap3-interface-clock Úmcbsp3_ickƒtíǧclock-mcbsp4-ickÍti,omap3-interface-clock Úmcbsp4_ickƒtíǨemu_src_ckÍti,clkdm-gate-clockƒuÇ)secure_32k_fckÍ fixed-clock;€Çvgpt12_fckÍfixed-factor-clockƒvmxÇwdt1_fckÍfixed-factor-clockƒvmxsecurity_l4_ick2Ífixed-factor-clockƒHmxÇwclock@a14 ti,clksel Íclock-aes1-ickÍti,omap3-interface-clock Úaes1_ickƒwíÇclock-rng-ickÍti,omap3-interface-clockÚrng_ickƒwíÇùclock-sha11-ickÍti,omap3-interface-clock Úsha11_ickƒwíclock-des1-ickÍti,omap3-interface-clock Údes1_ickƒwíclock-pka-ickÍti,omap3-interface-clockÚpka_ickƒxíclock@f00 ti,clkselÍclock-cam-mclkÍti,gate-clock Úcam_mclkƒyí³clock-csi2-96m-fckÍti,gate-clock Úcsi2_96m_fckƒíÇÜcam_ick@f10Í!ti,omap3-no-wait-interface-clockƒHíÇÛsecurity_l3_ickÍfixed-factor-clockƒFmxÇxssi_l4_ickÍfixed-factor-clockƒHmxÇ\sr_l4_ickÍfixed-factor-clockƒHmxdpll2_fck@40Íti,divider-clockƒ.íK@VÇzdpll2_ck@4Íti,omap3-dpll-clockƒ!z$@4èúÇ{dpll2_m2_ck@44Íti,divider-clockƒ{KDVÇ|iva2_ck@0Íti,wait-gate-clockƒ|íÇÝclock@a18 ti,clksel Íclock-mad2d-ickÍti,omap3-interface-clock Úmad2d_ickƒFíÇàclock-usbtll-ickÍti,omap3-interface-clock Úusbtll_ickƒ[íÇØssi_ssr_fck_3430es2Íti,composite-clockƒ}~Çssi_sst_fck_3430es2Ífixed-factor-clockƒmxÇsys_d2_ckÍfixed-factor-clockƒ!mxÇIomap_96m_d2_fckÍfixed-factor-clockƒXmxÇJomap_96m_d4_fckÍfixed-factor-clockƒXmxÇKomap_96m_d8_fckÍfixed-factor-clockƒXmxÇLomap_96m_d10_fckÍfixed-factor-clockƒXmx ÇMdpll5_m2_d4_ckÍfixed-factor-clockƒ€mxÇNdpll5_m2_d8_ckÍfixed-factor-clockƒ€mxÇOdpll5_m2_d16_ckÍfixed-factor-clockƒ€mxÇPdpll5_m2_d20_ckÍfixed-factor-clockƒ€mxÇQusim_fckÍti,composite-clockƒ�‚dpll5_ck@d04Íti,omap3-dpll-clockƒ!!  $ L 4èúǃdpll5_m2_ck@d50Íti,divider-clockƒƒK PVÇ€sgx_gate_fck@b00Íti,composite-gate-clockƒ.í Ç‹core_d3_ckÍfixed-factor-clockƒ.mxÇ„core_d4_ckÍfixed-factor-clockƒ.mxÇ…core_d6_ckÍfixed-factor-clockƒ.mxdžomap_192m_alwon_fckÍfixed-factor-clockƒ%mxLJcore_d2_ckÍfixed-factor-clockƒ.mxLjsgx_mux_fck@b40Íti,composite-mux-clock ƒ„…†2‡ˆ‰Š @ÇŒsgx_fckÍti,composite-clockƒ‹ŒÇsgx_ick@b10Íti,wait-gate-clockƒF íÇácpefuse_fck@a08Íti,gate-clockƒ! íÇÕts_fck@a08Íti,gate-clockƒG íÇÖusbtll_fck@a08Íti,wait-gate-clockƒ€ íÇ×dss_ick_3430es2@e10Íti,omap3-dss-interface-clockƒHíǶusbhost_120m_fck@1400Íti,gate-clockƒ€íÇâusbhost_48m_fck@1400Íti,dss-gate-clockƒ8íÇãusbhost_ick@1410Íti,omap3-dss-interface-clockƒHíÇäclockdomainscore_l3_clkdmti,clockdomainƒ�Ždpll3_clkdmti,clockdomainƒdpll1_clkdmti,clockdomainƒper_clkdmti,clockdomainhƒ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainƒ)dpll4_clkdmti,clockdomainƒwkup_clkdmti,clockdomain$ƒ©ª«¬­®¯°±dss_clkdmti,clockdomainƒ²³´µ¶core_l4_clkdmti,clockdomain”ƒ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainƒÛÜiva2_clkdmti,clockdomainƒÝdpll2_clkdmti,clockdomainƒ{d2d_clkdmti,clockdomain ƒÞßàdpll5_clkdmti,clockdomainƒƒsgx_clkdmti,clockdomainƒáusbhost_clkdmti,clockdomain ƒâãätarget-module@48320000ti,sysc-omap2ti,syscH2H2 úrevsyscƒ^®Šfckick+ äH2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc úH Çtarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(úrevsyscsyss#  ƒZŠick+ äH`dma-controller@0ti,omap3430-sdmati,omap-sdmaÏ $/ <`Çgpio@48310000ti,omap3-gpioH1ÏÚgpio1I[k úÇgpio@49050000ti,omap3-gpioIÏÚgpio2[k úÇgpio@49052000ti,omap3-gpioI ÏÚgpio3[k úÇgpio@49054000ti,omap3-gpioI@Ï Úgpio4[k úgpio@49056000ti,omap3-gpioI`Ï!Úgpio5[k úgpio@49058000ti,omap3-gpioI€Ï"Úgpio6[k úÇserial@4806a000ti,omap3-uartH  wH,121txrxÚuart1;Ülserial@4806c000ti,omap3-uartHÀwI,341txrxÚuart2;Ül[defaultiåserial@49020000ti,omap3-uartIwJæn,561txrxÚuart3;Ül[defaultiçi2c@48070000 ti,omap3-i2cH€Ï8+Úi2c1[defaultiè;'¬@twl@48HÏ  ti,twl4030 ú[defaultiéêaudioti,twl4030-audiocodecrtcti,twl4030-rtcÏ bciti,twl4030-bciÏ ‹ë™ì ¥vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� 'Àµ regulator-vdacti,twl4030-vdac�w@µw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:�µ0°Çôregulator-vmmc2ti,twl4030-vmmc2�:�µ0°regulator-vusb1v5ti,twl4030-vusb1v5Çíregulator-vusb1v8ti,twl4030-vusb1v8Çîregulator-vusb3v1ti,twl4030-vusb3v1Çëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@µw@regulator-vsimti,twl4030-vsim�w@µ-ÆÀgpioti,twl4030-gpio[k ú¶twl4030-usbti,twl4030-usbÏ ÂíÐîÞëìõÇpwmti,twl4030-pwmpwmledti,twl4030-pwmledÇpwrbuttonti,twl4030-pwrbuttonÏkeypadti,twl4030-keypadÏ madcti,twl4030-madcÏ.Çìi2c@48072000 ti,omap3-i2cH €Ï9+Úi2c2 @disabledi2c@48060000 ti,omap3-i2cH€Ï=+Úi2c3[defaultiï;† eeprom@51 atmel,24c01QGlis33de@1dst,lis33dest,lis3lv02dPð[ñi{�Ÿ ± à Õãñ-<KxZxiŒx&‡&–î @disabledmailbox@48094000ti,omap3-mailboxÚmailboxH @Ï¥±Ãmbox-dsp Õ àspi@48098000ti,omap2-mcspiH €ÏA+Úmcspi1ë@,#$%&'()* 1tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH  ÏB+Úmcspi2ë ,+,-.1tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH €Ï[+Úmcspi3ë ,1tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH  Ï0+Úmcspi4ë,FG1tx0rx01w@480b2000 ti,omap3-1wH Ï:Úhdq1wmmc@4809c000ti,omap3-hsmmcH ÀÏSÚmmc1ù,=>1txrxò[defaultióômmc@480b4000ti,omap3-hsmmcH @ÏVÚmmc2,/01txrx[defaultiõö)÷6Cmmc@480ad000ti,omap3-hsmmcH ÐÏ^Úmmc3,MN1txrx @disabledmmu@480bd400Qti,omap2-iommuH Ô€ÏÚmmu_isp^Ç mmu@5d000000Qti,omap2-iommu]€ÏÚmmu_iva @disabledwdt@48314000 ti,omap3-wdtH1@€ Úwd_timer2mcbsp@48074000ti,omap3-mcbspH@ÿúmpu Ï;< ncommontxrx~€Úmcbsp1, 1txrxƒøŠfck @disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H DúrevsyscsyssƒùŠick+ äH rng@0 ti,omap2-rng Ï4mcbsp@49022000ti,omap3-mcbspI ÿI€ÿ úmpusidetoneÏ>?ncommontxrxsidetone~Úmcbsp2mcbsp2_sidetone,!"1txrxƒú¦Šfckick@okayÇmcbsp@49024000ti,omap3-mcbspI@ÿI ÿ úmpusidetoneÏYZncommontxrxsidetone~€Úmcbsp3mcbsp3_sidetone,1txrxƒû§Šfckick @disabledmcbsp@49026000ti,omap3-mcbspI`ÿúmpu Ï67 ncommontxrx~€Úmcbsp4,1txrxƒüŠfck� @disabledmcbsp@48096000ti,omap3-mcbspH `ÿúmpu ÏQR ncommontxrx~€Úmcbsp5,1txrxƒýŠfck @disabledsham@480c3000ti,omap3-shamÚshamH 0dÏ1,E1rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1€H1€H1€úrevsyscsyss' ƒþ°Šfckick+ äH1€ž²timer@0ti,omap3430-timer€ƒþŠfckÏ%½ÌþÜGtarget-module@49032000ti,sysc-omap2-timerti,syscI I I úrevsyscsyss' ƒÿ¥Šfckick+ äI timer@0ti,omap3430-timerÏ&timer@49034000ti,omap3430-timerI@Ï'Útimer3timer@49036000ti,omap3430-timerI`Ï(Útimer4timer@49038000ti,omap3430-timerI€Ï)Útimer5ótimer@4903a000ti,omap3430-timerI Ï*Útimer6ótimer@4903c000ti,omap3430-timerIÀÏ+Útimer7ótimer@4903e000ti,omap3430-timerIàÏ,Útimer8ótimer@49040000ti,omap3430-timerIÏ-Útimer9timer@48086000ti,omap3430-timerH`Ï.Útimer10timer@48088000ti,omap3430-timerH€Ï/Útimer11target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@úrevsyscsyss' ƒ¯Šfckick+ äH0@timer@0ti,omap3430-timerÏ_½ usbhstll@48062000 ti,usbhs-tllH ÏN Úusb_tll_hsusbhshost@48064000ti,usbhs-hostH@ Úusb_host_hs+ä ehci-phyohci@48064400ti,ohci-omap3HDÏL(ehci@48064800 ti,ehci-omapHHÏM@gpmc@6e000000ti,omap3430-gpmcÚgpmcnÐÏ,1rxtxEQ+ ú[k0ä0+,Çnand@0,0ti,omap2-nandcmicron,mt29c4g96maz  Ïr�“bch8£´Â,Ô,æõ",(*69@HRYRj(|+partition@0”SPLpartition@80000”U-Bootpartition@1c0000 ”Environment$partition@280000”Kernel(€partition@780000 ”Filesystem¨ethernet@gpmcsmsc,lan9221smsc,lan9115š¥´Â*Ô$æõ  ·**Å$H<Y69$Óí |j*  8 R b p } ÿ Ïethernet@4,0smsc,lan9221smsc,lan9115š¥´Â*Ô$æõ  ·**Å$H<Y69$Óí |j*  8 R b p } ÿ Ïusb_otg_hs@480ab000ti,omap3-musbH °Ï\]nmcdma Úusb_otg_hs “ ž ¦  ¯ ¾@ Æusb2-phyð Ð2dss@48050000 ti,omap3-dssH @disabled Údss_coreƒµŠfck+ädispc@48050400ti,omap3-dispcHÏ Údss_dispcƒµŠfckencoder@4804fc00 ti,omap3-dsiHüHþ@Hÿ úprotophypllÏ @disabled Údss_dsi1ƒµ´ Šfcksys_clk+encoder@48050800ti,omap3-rfbiH @disabled Údss_rfbiƒµ¶Šfckickencoder@48050c00ti,omap3-vencH  @disabled Údss_vencƒ²Šfckssi-controller@48058000 ti,omap3-ssiÚssi@okayH€H�úsysgddÏGngdd_mpu+ä ƒ  Šssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH H¨útxrxÏCDssi-port@4805b000ti,omap3-ssi-portH°H¸útxrxÏEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%Ø$+ëú  >ÿ[defaulti pinmux_hsusb2_2_pins0s   " Ç pinmux_w3cbw003c_2_pinssÇisp@480bc000 ti,omap3-ispH ÀüH Ø|Ï Ö ‡l ÝÍports+bandgap@48002524H%$ti,omap34xx-bandgap éÇtarget-module@480cb000ti,sysc-omap3430-srti,syscÚsmartreflex_coreH °$úsyscƒ Šfck+ äH °smartreflex@0ti,omap3-smartreflex-coreÏtarget-module@480c9000ti,sysc-omap3430-srti,syscÚsmartreflex_mpu_ivaH �$úsyscƒ Šfck+ äH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaÏtarget-module@50000000ti,sysc-omap2ti,syscPúrevƒáŠfckick+ äP@opp-tableoperating-points-v2-ti-cpu‡Çopp1-125000000 ÿsY@ à˜à˜à˜ ÿÿÿÿopp2-250000000 ÿæ²€ g8g8g8 ÿÿÿÿ %opp3-500000000 ÿÍe O€O€O€ ÿÿÿÿopp4-550000000 ÿ ÈU€ txtxtx ÿÿÿÿopp5-600000000 ÿ#ÃF ™p™p™p ÿÿÿÿopp6-720000000 ÿ*êT ™p™p™p ÿÿÿÿ 1thermal-zonescpu-thermal <ú Rè `N  mtripscpu_alert }8€ ‰ÐzpassiveÇcpu_crit }_� ‰Ð zcriticalcooling-mapsmap0 ” ™ÿÿÿÿÿÿÿÿmemory@0smemoryled-controller pwm-ledsled-1”overo:blue:COM ¨w5” ­ ¼mmc0soundti,omap-twl4030 Òovero Ûhsusb2_power_regregulator-fixed Žhsusb2_vbus�LK@µLK@ ä ép úÇhsusb2_phyusb-nop-xceiv  õÇregulator-w3cbw003c-npoweronregulator-fixedŽregulator-w3cbw003c-npoweron�2Z µ2Z  ä úÇöregulator-w3cbw003c-wifi-nreset[defaultiregulator-fixed Žregulator-w3cbw003c-wifi-nreset�2Z µ2Z  ä é'Ç÷lis33-3v3-regregulator-fixedŽlis33-3v3-reg�2Z µ2Z Çñlis33-1v8-regregulator-fixedŽlis33-1v8-reg�w@µw@Çðregulator-vddvarioregulator-fixed Žvddvario $Çregulator-vdd33aregulator-fixedŽvdd33a $Ç compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on